Home
last modified time | relevance | path

Searched hist:"42 b2f1bc60c14ede471c4cb54fb7f660c73669b2" (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rk3128.h42b2f1bc60c14ede471c4cb54fb7f660c73669b2 Wed Oct 18 08:46:03 UTC 2017 Zhaoyifeng <zyf@rock-chips.com> 3128: clock: config nand controller working clock max 150Mhz

nandc working clock div from gpll and max clock config 150Mhz
while gpll config as 600Mhz.

Change-Id: I893d453d031a0ddd0cd79111699d3600095c6e4f
Signed-off-by: Zhaoyifeng <zyf@rock-chips.com>
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3128.c42b2f1bc60c14ede471c4cb54fb7f660c73669b2 Wed Oct 18 08:46:03 UTC 2017 Zhaoyifeng <zyf@rock-chips.com> 3128: clock: config nand controller working clock max 150Mhz

nandc working clock div from gpll and max clock config 150Mhz
while gpll config as 600Mhz.

Change-Id: I893d453d031a0ddd0cd79111699d3600095c6e4f
Signed-off-by: Zhaoyifeng <zyf@rock-chips.com>