Home
last modified time | relevance | path

Searched full:tegra210_clk_pll_a_out0 (Results 1 – 7 of 7) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra210-ahub.yaml83 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
120 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
131 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
H A Dnvidia,tegra210-dmic.yaml79 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
H A Dnvidia,tegra210-i2s.yaml97 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/nvidia/
H A Dtegra210.dtsi1398 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1437 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1450 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1463 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1476 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1489 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1501 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1513 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
1525 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
/OK3568_Linux_fs/kernel/include/dt-bindings/clock/
H A Dtegra210-car.h280 #define TEGRA210_CLK_PLL_A_OUT0 249 macro
/OK3568_Linux_fs/u-boot/include/dt-bindings/clock/
H A Dtegra210-car.h277 #define TEGRA210_CLK_PLL_A_OUT0 249 macro
/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk-tegra210.c2411 [tegra_clk_pll_a_out0] = { .dt_id = TEGRA210_CLK_PLL_A_OUT0, .present = true },
2540 { .con_id = "pll_a_out0", .dt_id = TEGRA210_CLK_PLL_A_OUT0 },
3502 { TEGRA210_CLK_PLL_A_OUT0, TEGRA210_CLK_CLK_MAX, 11289600, 0 },
3503 { TEGRA210_CLK_I2S0, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 },
3504 { TEGRA210_CLK_I2S1, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 },
3505 { TEGRA210_CLK_I2S2, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 },
3506 { TEGRA210_CLK_I2S3, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 },
3507 { TEGRA210_CLK_I2S4, TEGRA210_CLK_PLL_A_OUT0, 11289600, 0 },