Home
last modified time | relevance | path

Searched +full:250 +full:hz (Results 1 – 25 of 572) sorted by relevance

12345678910>>...23

/OK3568_Linux_fs/kernel/kernel/
H A DKconfig.hz11 to have the timer interrupt run at 1000 Hz but 100 Hz may be more
16 environment leading to NR_CPUS * HZ number of timer interrupts
21 bool "100 HZ"
23 100 Hz is a typical choice for servers, SMP and NUMA systems
28 bool "250 HZ"
30 250 Hz is a good compromise choice allowing server performance
33 or multimedia, selected 300Hz instead.
36 bool "300 HZ"
38 300 Hz is a good compromise choice allowing server performance
44 bool "1000 HZ"
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/qcom/
H A Dsm8150.dtsi523 freq-table-hz =
639 opp-hz = /bits/ 64 <675000000>;
644 opp-hz = /bits/ 64 <585000000>;
649 opp-hz = /bits/ 64 <499200000>;
654 opp-hz = /bits/ 64 <427000000>;
659 opp-hz = /bits/ 64 <345000000>;
664 opp-hz = /bits/ 64 <257000000>;
701 opp-hz = /bits/ 64 <200000000>;
1221 polling-delay-passive = <250>;
1265 polling-delay-passive = <250>;
[all …]
H A Dsdm845.dtsi466 opp-hz = /bits/ 64 <300000000>;
471 opp-hz = /bits/ 64 <403200000>;
476 opp-hz = /bits/ 64 <480000000>;
481 opp-hz = /bits/ 64 <576000000>;
486 opp-hz = /bits/ 64 <652800000>;
491 opp-hz = /bits/ 64 <748800000>;
496 opp-hz = /bits/ 64 <825600000>;
501 opp-hz = /bits/ 64 <902400000>;
506 opp-hz = /bits/ 64 <979200000>;
511 opp-hz = /bits/ 64 <1056000000>;
[all …]
H A Dsm8250.dtsi436 opp-hz = /bits/ 64 <50000000>;
441 opp-hz = /bits/ 64 <75000000>;
446 opp-hz = /bits/ 64 <120000000>;
1193 freq-table-hz =
1275 opp-hz = /bits/ 64 <670000000>;
1280 opp-hz = /bits/ 64 <587000000>;
1285 opp-hz = /bits/ 64 <525000000>;
1290 opp-hz = /bits/ 64 <490000000>;
1295 opp-hz = /bits/ 64 <441600000>;
1300 opp-hz = /bits/ 64 <400000000>;
[all …]
H A Dmsm8996.dtsi659 opp-hz = /bits/ 64 <624000000>;
663 opp-hz = /bits/ 64 <560000000>;
667 opp-hz = /bits/ 64 <510000000>;
671 opp-hz = /bits/ 64 <401800000>;
675 opp-hz = /bits/ 64 <315000000>;
679 opp-hz = /bits/ 64 <214000000>;
683 opp-hz = /bits/ 64 <133000000>;
915 freq-table-hz =
2212 polling-delay-passive = <250>;
2233 polling-delay-passive = <250>;
[all …]
H A Dqcs404.dtsi118 opp-hz = /bits/ 64 <1094400000>;
122 opp-hz = /bits/ 64 <1248000000>;
126 opp-hz = /bits/ 64 <1401600000>;
1398 polling-delay-passive = <250>;
1413 polling-delay-passive = <250>;
1428 polling-delay-passive = <250>;
1443 polling-delay-passive = <250>;
1458 polling-delay-passive = <250>;
1492 polling-delay-passive = <250>;
1526 polling-delay-passive = <250>;
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pwm/
H A Dkontron,sl28cpld-pwm.yaml17 frequencies (250Hz, 500Hz, 1kHz, 2kHz).
/OK3568_Linux_fs/kernel/Documentation/hwmon/
H A Dsht3x.rst47 2000 0.5 Hz periodic measurement
48 1000 1 Hz periodic measurement
49 500 2 Hz periodic measurement
50 250 4 Hz periodic measurement
51 100 10 Hz periodic measurement
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/iio/dac/
H A Dad5755.txt32 - adi,dc-dc-freq-hz:
33 Valid values for DC DC frequency is [Hz]:
70 250
98 adi,dc-dc-freq-hz = <410000>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/sound/
H A Dqcom,wcd934x.yaml19 const: slim217,250
84 description: Clock frequency of output clk in Hz
146 compatible = "slim217,250";
/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun4i.c119 void clock_set_pll1(unsigned int hz) in clock_set_pll1() argument
127 while (pll1_para[i].freq > hz) in clock_set_pll1()
130 hz = pll1_para[i].freq; in clock_set_pll1()
131 if (! hz) in clock_set_pll1()
132 hz = 384000000; in clock_set_pll1()
135 axi = DIV_ROUND_UP(hz, 432000000); /* Max 450MHz */ in clock_set_pll1()
136 ahb = DIV_ROUND_UP(hz/axi, 204000000); /* Max 250MHz */ in clock_set_pll1()
139 printf("CPU: %uHz, AXI/AHB/APB: %d/%d/%d\n", hz, axi, ahb, apb0); in clock_set_pll1()
228 void clock_set_de_mod_clock(u32 *clk_cfg, unsigned int hz) in clock_set_de_mod_clock() argument
233 while ((pll / div) > hz) in clock_set_de_mod_clock()
/OK3568_Linux_fs/kernel/net/core/
H A Dgen_estimator.c48 u8 intvl_log; /* period : (250ms << intvl_log) */
97 est->next_jiffies += ((HZ/4) << est->intvl_log); in est_timer()
140 * -2 : 250ms, -1 : 500ms, 0 : 1 sec in gen_new_estimator()
179 est->next_jiffies = jiffies + ((HZ/4) << intvl_log); in gen_new_estimator()
/OK3568_Linux_fs/kernel/arch/nios2/kernel/
H A Dtime.c101 .rating = 250,
186 period = DIV_ROUND_UP(timer->freq, HZ); in nios2_timer_set_periodic()
233 .rating = 250,
307 lpj_fine = freq / HZ; in nios2_clocksource_init()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/iio/temperature/
H A Dadi,ltc2983.yaml41 simultaneous 50/60Hz rejection.
42 0 - 50/60Hz rejection
43 1 - 60Hz rejection
44 2 - 50Hz rejection
228 enum: [5, 10, 25, 50, 100, 250, 500, 1000]
309 enum: [0, 250, 500, 1000, 5000, 10000, 25000, 50000, 100000, 250000,
/OK3568_Linux_fs/kernel/drivers/clocksource/
H A Dtimer-cs5535.c28 * divisors and the associated Hz, minimum interval and the maximum interval:
30 * Divisor Hz Min Delta (s) Max Delta (s)
49 #define MFGPT_PERIODIC (MFGPT_HZ / HZ)
103 .rating = 250,
H A Dtimer-oxnas-rps.c135 rps->timer_period = DIV_ROUND_UP(clk_rate, HZ); in oxnas_rps_clockevent_init()
141 rps->timer_period = DIV_ROUND_UP(timer_rate, HZ); in oxnas_rps_clockevent_init()
146 rps->timer_period = DIV_ROUND_UP(timer_rate, HZ); in oxnas_rps_clockevent_init()
200 clk_rate, 250, TIMER_BITS, in oxnas_rps_clocksource_init()
/OK3568_Linux_fs/kernel/sound/pci/hda/
H A Dhda_eld.c113 SNDRV_PCM_RATE_32000, /* 1: 32000Hz */
114 SNDRV_PCM_RATE_44100, /* 2: 44100Hz */
115 SNDRV_PCM_RATE_48000, /* 3: 48000Hz */
116 SNDRV_PCM_RATE_88200, /* 4: 88200Hz */
117 SNDRV_PCM_RATE_96000, /* 5: 96000Hz */
118 SNDRV_PCM_RATE_176400, /* 6: 176400Hz */
119 SNDRV_PCM_RATE_192000, /* 7: 192000Hz */
332 * connections. Some Intel chips may also need some 250ms delay in snd_hdmi_get_eld()
741 * [1..250] msecs = x*2 (max 500ms with x = 250 = 0xfa) in snd_hdmi_get_eld_ati()
/OK3568_Linux_fs/kernel/arch/alpha/
H A DKconfig100 Avanti AS 200, AS 205, AS 250, AS 255, AS 300, AS 400
464 Avanti AS 200, AS 205, AS 250, AS 255, AS 300, and AS 400-based
634 prompt "Timer interrupt frequency (HZ)?"
648 bool "32 Hz"
650 bool "64 Hz"
652 bool "128 Hz"
654 bool "256 Hz"
656 bool "1024 Hz"
658 bool "1200 Hz"
661 config HZ config
/OK3568_Linux_fs/kernel/arch/alpha/kernel/
H A Dtime.c20 * Tighten sanity in time_init from 1% (10,000 PPM) to 250 PPM
219 # error "Unknown HZ from arch/alpha/Kconfig" in common_init_rtc()
222 printk(KERN_INFO "Setting RTC_FREQ to %d Hz (%x)\n", in common_init_rtc()
419 /* If the given value is within 250 PPM of what we calculated, in time_init()
428 "Estimated %lu Hz\n", cycle_freq); in time_init()
/OK3568_Linux_fs/kernel/drivers/net/ethernet/qualcomm/emac/
H A Demac.h307 #define EMAC_DEF_RX_IRQ_MOD 250
308 #define EMAC_DEF_TX_IRQ_MOD 250
310 #define EMAC_WATCHDOG_TIME (5 * HZ)
313 #define EMAC_TRY_LINK_TIMEOUT (4 * HZ)
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/gt/
H A Dselftest_rc6.c63 msleep(250); in live_rc6_manual()
68 pr_err("RC6 residency increased by %lldus while disabled for 250ms!\n", in live_rc6_manual()
222 if (intel_gt_wait_for_idle(gt, HZ / 5) == -ETIME) { in live_rc6_ctx_wa()
/OK3568_Linux_fs/kernel/arch/c6x/platforms/
H A Dtimer64.c130 timer64_config(TIMER64_RATE / HZ); in set_periodic()
228 cd->min_delta_ns = clockevent_delta2ns(250, cd); in timer64_init()
229 cd->min_delta_ticks = 250; in timer64_init()
/OK3568_Linux_fs/kernel/drivers/usb/gadget/function/
H A Du_audio.h19 #define FBACK_SLOW_MAX 250
44 int p_srates[UAC_MAX_RATES]; /* available rates in Hz (0 terminated list) */
50 int c_srates[UAC_MAX_RATES]; /* available rates in Hz (0 terminated list) */
/OK3568_Linux_fs/kernel/drivers/staging/comedi/drivers/
H A Dmpc624.c33 * 2 880Hz 2uV 21.3
34 * 3 440Hz 1.4uV 21.8
35 * 4 220Hz 1uV 22.4
36 * 5 110Hz 750uV 22.9
37 * 6 55Hz 510nV 23.4
38 * 7 27.5Hz 375nV 24
39 * 8 13.75Hz 250nV 24.4
40 * 9 6.875Hz 200nV 24.6
/OK3568_Linux_fs/kernel/drivers/net/ethernet/sfc/falcon/
H A Dqt202x_phy.c66 #define QT2025C_MAX_HEARTB_TIME (5 * HZ)
68 #define QT2025C_MAX_FWSTART_TIME (25 * HZ / 10)
71 #define BUG17190_INTERVAL (2 * HZ)
327 /* Wait 250ms for the PHY to complete bootup */ in qt202x_reset_phy()
328 msleep(250); in qt202x_reset_phy()

12345678910>>...23