Home
last modified time | relevance | path

Searched +full:0 +full:x2c010000 (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/arm/
H A Dfoundation-v8-gicv3.dtsi13 ranges = <0x0 0x0 0x2f000000 0x100000>;
15 reg = <0x0 0x2f000000 0x0 0x10000>,
16 <0x0 0x2f100000 0x0 0x200000>,
17 <0x0 0x2c000000 0x0 0x2000>,
18 <0x0 0x2c010000 0x0 0x2000>,
19 <0x0 0x2c02f000 0x0 0x2000>;
26 reg = <0x20000 0x20000>;
H A Dfvp-base-revc.dts15 /memreserve/ 0x80000000 0x00010000;
43 #size-cells = <0>;
45 cpu0: cpu@0 {
48 reg = <0x0 0x000>;
54 reg = <0x0 0x100>;
60 reg = <0x0 0x200>;
66 reg = <0x0 0x300>;
72 reg = <0x0 0x10000>;
78 reg = <0x0 0x10100>;
84 reg = <0x0 0x10200>;
[all …]
H A Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
16 ranges = <0 0x0 0x2a820000 0x20000>;
21 reg = <0x10000 0x10000>;
27 reg = <0x0 0x2b1f0000 0x0 0x1000>;
39 reg = <0x0 0x2b400000 0x0 0x10000>;
51 reg = <0x0 0x2b500000 0x0 0x10000>;
62 reg = <0x0 0x2b600000 0x0 0x10000>;
68 power-domains = <&scpi_devpd 0>;
73 reg = <0x0 0x2c010000 0 0x1000>,
74 <0x0 0x2c02f000 0 0x2000>,
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/interrupt-controller/
H A Darm,gic-v3.yaml33 enum: [ 0, 1, 2 ]
46 The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI
51 SPI interrupts are in the range [0-987]. PPI interrupts are in the
52 range [0-15]. Extented SPI interrupts are in the range [0-1023].
53 Extended PPI interrupts are in the range [0-127].
56 bits[3:0] trigger type and level flags.
68 of 0 if present.
95 multipleOf: 0x10000
96 exclusiveMinimum: 0
136 "^interrupt-partition-[0-9]+$":
[all …]
/OK3568_Linux_fs/u-boot/include/configs/
H A Dvexpress_aemv8a.h26 #define CONFIG_SYS_TEXT_BASE 0x88000000
27 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x03f00000)
29 #define CONFIG_SYS_TEXT_BASE 0xe0000000
30 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
36 #define V2M_PA_CS0 0x00000000
37 #define V2M_PA_CS1 0x14000000
38 #define V2M_PA_CS2 0x18000000
39 #define V2M_PA_CS3 0x1c000000
40 #define V2M_PA_CS4 0x0c000000
41 #define V2M_PA_CS5 0x10000000
[all …]