Home
last modified time | relevance | path

Searched defs:sel (Results 1 – 8 of 8) sorted by relevance

/optee_os/core/include/dt-bindings/clock/
H A Dstm32mp21-clksrc.h47 #define MUX_CFG(mux_id, sel) ((CMD_MUX << CMD_SHIFT) |\ argument
150 #define FLEXGEN_CFG(ch, sel, pdiv, fdiv) ((CMD_FLEXGEN << CMD_SHIFT) |\ argument
164 #define MCO_CFG(addr, sel, status) (CMD_ADDR_BIT |\ argument
182 #define OBS_CFG(id, status, int_ext, div, inv, sel)\ argument
212 #define OBS_INT_CFG(id, status, div, inv, sel)\ argument
215 #define OBS_EXT_CFG(id, status, div, inv, sel)\ argument
H A Dstm32mp25-clksrc.h48 #define CLK_CFG(clk_id, sel, div, state) ((CMD_CLK << CMD_SHIFT) |\ argument
74 #define MUX_CFG(mux_id, sel) ((CMD_MUX << CMD_SHIFT) |\ argument
197 #define FLEXGEN_CFG(ch, sel, pdiv, fdiv) ((CMD_FLEXGEN << CMD_SHIFT) |\ argument
211 #define MCO_CFG(addr, sel, status) (CMD_ADDR_BIT |\ argument
229 #define OBS_CFG(id, status, int_ext, div, inv, sel)\ argument
259 #define OBS_INT_CFG(id, status, div, inv, sel)\ argument
262 #define OBS_EXT_CFG(id, status, div, inv, sel)\ argument
H A Dstm32mp13-clksrc.h71 #define CLKSRC(mux_id, sel) ((CMD_MUX << CMD_SHIFT) |\ argument
76 #define CLK_SRC(clk_id, sel) ((CMD_CLK << CMD_SHIFT) |\ argument
/optee_os/core/drivers/clk/
H A Dclk-stm32mp13.c937 int sel = (data & CLK_SEL_MASK) >> CLK_SEL_SHIFT; in stm32_clk_configure_clk() local
976 int sel = (data & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in stm32_clk_configure_mux() local
1071 static unsigned long clk_stm32_pll_get_oscillator_rate(int sel) in clk_stm32_pll_get_oscillator_rate()
1084 int sel = (vco->src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_compute_cfgr1() local
1138 size_t sel = 0; in clk_stm32_is_pll_config_on_the_fly() local
1257 int sel = 0; in clk_stm32_pll_init_switch_to_hsi_clk_system() local
1300 uint8_t sel = 0; in clk_stm32_pll_init() local
1844 size_t sel = stm32_mux_get_parent(MUX_MPU); in clk_stm32_pll1_set_rate() local
H A Dclk-stm32mp21.c774 static unsigned long clk_stm32_pll_get_oscillator_rate(unsigned int sel) in clk_stm32_pll_get_oscillator_rate()
1419 int sel = (pllsrc & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_config_output() local
1518 int sel = (src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_set_mux() local
1530 int sel = (src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_check_mux() local
1539 int sel = (pll_conf->src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll1_init() local
1821 int sel = (data & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in stm32_clk_configure_mux() local
1848 uint32_t sel = (data & OBS_SEL_MASK) >> OBS_SEL_SHIFT; in stm32_clk_configure_obs() local
H A Dclk-stm32mp25.c782 static unsigned long clk_stm32_pll_get_oscillator_rate(unsigned int sel) in clk_stm32_pll_get_oscillator_rate()
1437 int sel = (pllsrc & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_config_output() local
1536 int sel = (src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll_set_mux() local
1549 int sel = (pll_conf->src & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in clk_stm32_pll1_init() local
1825 int sel = (data & MUX_SEL_MASK) >> MUX_SEL_SHIFT; in stm32_clk_configure_mux() local
1852 uint32_t sel = (data & OBS_SEL_MASK) >> OBS_SEL_SHIFT; in stm32_clk_configure_obs() local
H A Dclk-stm32mp15.c202 uint8_t sel; /* Relates to enum stm32mp1_parent_sel */ member
626 const struct stm32mp1_clk_sel *sel = NULL; in stm32mp1_clk_get_parent() local
H A Dclk-stm32-core.c49 TEE_Result stm32_mux_set_parent(uint16_t mux_id, uint8_t sel) in stm32_mux_set_parent()