Home
last modified time | relevance | path

Searched defs:lane_count (Results 1 – 9 of 9) sorted by relevance

/rk3399_rockchip-uboot/drivers/video/drm/
H A Danalogix_dp.c192 int lane, lane_count, retval; in analogix_dp_link_start() local
276 static int analogix_dp_clock_recovery_ok(u8 link_status[2], int lane_count) in analogix_dp_clock_recovery_ok()
290 int lane_count) in analogix_dp_channel_eq_ok()
338 int lane, lane_count; in analogix_dp_get_adjust_training_lane() local
374 int lane, lane_count, retval; in analogix_dp_process_clock_recovery() local
456 int lane_count, retval; in analogix_dp_process_equalizer_training() local
536 static bool analogix_dp_link_config_validate(u8 link_rate, u8 lane_count) in analogix_dp_link_config_validate()
673 u8 *lane_count) in analogix_dp_get_max_rx_lane_count()
H A Ddrm_dp_helper.c53 int lane_count) in drm_dp_channel_eq_ok()
72 int lane_count) in drm_dp_clock_recovery_ok()
H A Danalogix_dp.h614 u8 lane_count; member
/rk3399_rockchip-uboot/drivers/video/rockchip/
H A Drk_edp.c365 static int rk_edp_clock_recovery(const u8 *link_status, int lane_count) in rk_edp_clock_recovery()
379 static int rk_edp_channel_eq(const u8 *link_status, int lane_count) in rk_edp_channel_eq()
421 static void edp_get_adjust_train(const u8 *link_status, int lane_count, in edp_get_adjust_train()
/rk3399_rockchip-uboot/drivers/video/tegra124/
H A Dsor.c215 u32 lane_count, int pu) in tegra_dc_sor_power_dplanes()
390 u8 *lane_count) in tegra_dc_sor_read_link_config()
428 void tegra_dc_sor_set_lane_count(struct udevice *dev, u8 lane_count) in tegra_dc_sor_set_lane_count()
H A Ddp.c1241 u8 lane_count; in tegra_dc_dp_fast_link_training() local
1313 u8 lane_count; in tegra_dp_do_link_training() local
H A Dsor.h855 u8 lane_count; member
/rk3399_rockchip-uboot/drivers/video/drm/display-serdes/
H A Dcore.h259 u32 lane_count; member
274 u32 lane_count; member
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dedp_rk3288.h633 u8 lane_count; member