Home
last modified time | relevance | path

Searched defs:a (Results 1 – 25 of 86) sorted by relevance

1234

/rk3399_ARM-atf/include/plat/marvell/odyssey/csr/
H A Dody-csrs-fuse.h28 #define ODY_FUSE_NUM_E_ALT_BANKX(a) (0xf80 + (a)) argument
29 #define ODY_FUSE_NUM_E_ALT_FUSEX(a) (0x7b + (a)) argument
30 #define ODY_FUSE_NUM_E_AP_DISABLEX(a) (0x400 + (a)) argument
31 #define ODY_FUSE_NUM_E_AP_NOCRYPTOX(a) (0x200 + (a)) argument
32 #define ODY_FUSE_NUM_E_AP_POWER_LIMITX(a) (0x259 + (a)) argument
33 #define ODY_FUSE_NUM_E_ARM_EMAX(a) (0x90 + (a)) argument
36 #define ODY_FUSE_NUM_E_BSR_LOBE_DISABLEX(a) (0x28c + (a)) argument
37 #define ODY_FUSE_NUM_E_CHIP_IDX(a) (8 + (a)) argument
38 #define ODY_FUSE_NUM_E_CHIP_TYPEX(a) (0 + (a)) argument
39 #define ODY_FUSE_NUM_E_CPT0_NOCRYPTOX(a) (0x255 + (a)) argument
[all …]
H A Dody-csrs-xcp.h42 #define ODY_XCP_BAR_E_XCPX_PF_BAR0(a) (0x82c000000000ll + 0x1000000000ll * (a)) argument
44 #define ODY_XCP_BAR_E_XCPX_PF_BAR4(a) (0x82c000100000ll + 0x1000000000ll * (a)) argument
56 #define ODY_XCP_CM7_VEC_INT_E_EXT_INTX(a) (0x40 + (a)) argument
61 #define ODY_XCP_CM7_VEC_INT_E_RESERVEDX(a) (8 + (a)) argument
85 #define ODY_XCP_INT_VEC_E_XCP_DEV_MBOXX(a) (0 + (a)) argument
174 static inline uint64_t ODY_XCPX_ANB_AXIMSTR_STATUS(uint64_t a) in ODY_XCPX_ANB_AXIMSTR_STATUS()
181 #define typedef_ODY_XCPX_ANB_AXIMSTR_STATUS(a) ody_xcpx_anb_aximstr_status_t argument
182 #define bustype_ODY_XCPX_ANB_AXIMSTR_STATUS(a) CSR_TYPE_NCB argument
183 #define basename_ODY_XCPX_ANB_AXIMSTR_STATUS(a) "XCPX_ANB_AXIMSTR_STATUS" argument
184 #define device_bar_ODY_XCPX_ANB_AXIMSTR_STATUS(a) 0x0 /* PF_BAR0 */ argument
[all …]
H A Dody-csrs-dss.h28 #define ODY_DSS_BAR_E_DSSX_PF_BAR0(a) (0x87e1b0000000ll + 0x1000000ll * (a)) argument
30 #define ODY_DSS_BAR_E_DSSX_PF_BAR2(a) (0x87e1b0800000ll + 0x1000000ll * (a)) argument
32 #define ODY_DSS_BAR_E_DSSX_PF_BAR4(a) (0x87e1b0700000ll + 0x1000000ll * (a)) argument
87 static inline uint64_t ODY_DSSX_CBUSY_CNT_CLRX(uint64_t a, uint64_t b) in ODY_DSSX_CBUSY_CNT_CLRX()
94 #define typedef_ODY_DSSX_CBUSY_CNT_CLRX(a, b) ody_dssx_cbusy_cnt_clrx_t argument
95 #define bustype_ODY_DSSX_CBUSY_CNT_CLRX(a, b) CSR_TYPE_RSL argument
96 #define basename_ODY_DSSX_CBUSY_CNT_CLRX(a, b) "DSSX_CBUSY_CNT_CLRX" argument
97 #define device_bar_ODY_DSSX_CBUSY_CNT_CLRX(a, b) 0x0 /* PF_BAR0 */ argument
98 #define busnum_ODY_DSSX_CBUSY_CNT_CLRX(a, b) (a) argument
99 #define arguments_ODY_DSSX_CBUSY_CNT_CLRX(a, b) (a), (b), -1, -1 argument
[all …]
H A Dody-csrs-dsuub.h28 #define ODY_DSUUB_BAR_E_DSUUBX_PF_BAR0(a) (0x87e2ef000000ll + 0x1000000ll * (a)) argument
56 static inline uint64_t ODY_DSUUBX_AMCFGR(uint64_t a) in ODY_DSUUBX_AMCFGR()
63 #define typedef_ODY_DSUUBX_AMCFGR(a) ody_dsuubx_amcfgr_t argument
64 #define bustype_ODY_DSUUBX_AMCFGR(a) CSR_TYPE_RSL32b argument
65 #define basename_ODY_DSUUBX_AMCFGR(a) "DSUUBX_AMCFGR" argument
66 #define device_bar_ODY_DSUUBX_AMCFGR(a) 0x0 /* PF_BAR0 */ argument
67 #define busnum_ODY_DSUUBX_AMCFGR(a) (a) argument
68 #define arguments_ODY_DSUUBX_AMCFGR(a) (a), -1, -1, -1 argument
89 static inline uint64_t ODY_DSUUBX_AMCGCR(uint64_t a) in ODY_DSUUBX_AMCGCR()
96 #define typedef_ODY_DSUUBX_AMCGCR(a) ody_dsuubx_amcgcr_t argument
[all …]
H A Dody-csrs-smmu.h28 #define ODY_SMMU_BAR_E_SMMUX_PF_BAR0(a) (0x830000000000ll + 0x1000000000ll * (a)) argument
161 static inline uint64_t ODY_SMMUX_AGBPA(uint64_t a) in ODY_SMMUX_AGBPA()
168 #define typedef_ODY_SMMUX_AGBPA(a) ody_smmux_agbpa_t argument
169 #define bustype_ODY_SMMUX_AGBPA(a) CSR_TYPE_NCB32b argument
170 #define basename_ODY_SMMUX_AGBPA(a) "SMMUX_AGBPA" argument
171 #define device_bar_ODY_SMMUX_AGBPA(a) 0x0 /* PF_BAR0 */ argument
172 #define busnum_ODY_SMMUX_AGBPA(a) (a) argument
173 #define arguments_ODY_SMMUX_AGBPA(a) (a), -1, -1, -1 argument
193 static inline uint64_t ODY_SMMUX_AIDR(uint64_t a) in ODY_SMMUX_AIDR()
200 #define typedef_ODY_SMMUX_AIDR(a) ody_smmux_aidr_t argument
[all …]
H A Dody-csrs-spi.h28 #define ODY_SPI_BAR_E_SPIX_PF_BAR0(a) (0x804000000000ll + 0x1000000000ll * (a)) argument
30 #define ODY_SPI_BAR_E_SPIX_PF_BAR4(a) (0x804100000000ll + 0x1000000000ll * (a)) argument
61 static inline uint64_t ODY_SPIX_CLK_CTRL(uint64_t a) in ODY_SPIX_CLK_CTRL()
68 #define typedef_ODY_SPIX_CLK_CTRL(a) ody_spix_clk_ctrl_t argument
69 #define bustype_ODY_SPIX_CLK_CTRL(a) CSR_TYPE_NCB argument
70 #define basename_ODY_SPIX_CLK_CTRL(a) "SPIX_CLK_CTRL" argument
71 #define device_bar_ODY_SPIX_CLK_CTRL(a) 0x0 /* PF_BAR0 */ argument
72 #define busnum_ODY_SPIX_CLK_CTRL(a) (a) argument
73 #define arguments_ODY_SPIX_CLK_CTRL(a) (a), -1, -1, -1 argument
99 static inline uint64_t ODY_SPIX_CMN_SEQ_REGS_DIRECT_ACCESS_CFG(uint64_t a) in ODY_SPIX_CMN_SEQ_REGS_DIRECT_ACCESS_CFG()
[all …]
H A Dody-csrs-uaa.h28 #define ODY_UAA_BAR_E_UAAX_PF_BAR0(a) (0x87e028000000ll + 0x1000000ll * (a)) argument
30 #define ODY_UAA_BAR_E_UAAX_PF_BAR4(a) (0x87e028f00000ll + 0x1000000ll * (a)) argument
58 static inline uint64_t ODY_UAAX_CIDR0(uint64_t a) in ODY_UAAX_CIDR0()
65 #define typedef_ODY_UAAX_CIDR0(a) ody_uaax_cidr0_t argument
66 #define bustype_ODY_UAAX_CIDR0(a) CSR_TYPE_RSL32b argument
67 #define basename_ODY_UAAX_CIDR0(a) "UAAX_CIDR0" argument
68 #define device_bar_ODY_UAAX_CIDR0(a) 0x0 /* PF_BAR0 */ argument
69 #define busnum_ODY_UAAX_CIDR0(a) (a) argument
70 #define arguments_ODY_UAAX_CIDR0(a) (a), -1, -1, -1 argument
88 static inline uint64_t ODY_UAAX_CIDR1(uint64_t a) in ODY_UAAX_CIDR1()
[all …]
H A Dody-csrs-apa.h28 #define ODY_APA_BAR_E_APAX_PF_BAR0(a) (0x87e349000000ll + 0x1000000ll * (a)) argument
30 #define ODY_APA_BAR_E_APAX_PF_BAR4(a) (0x87e349100000ll + 0x1000000ll * (a)) argument
80 static inline uint64_t ODY_APAX_APAT_INT_ENA_W1C(uint64_t a) in ODY_APAX_APAT_INT_ENA_W1C()
87 #define typedef_ODY_APAX_APAT_INT_ENA_W1C(a) ody_apax_apat_int_ena_w1c_t argument
88 #define bustype_ODY_APAX_APAT_INT_ENA_W1C(a) CSR_TYPE_RSL argument
89 #define basename_ODY_APAX_APAT_INT_ENA_W1C(a) "APAX_APAT_INT_ENA_W1C" argument
90 #define device_bar_ODY_APAX_APAT_INT_ENA_W1C(a) 0x0 /* PF_BAR0 */ argument
91 #define busnum_ODY_APAX_APAT_INT_ENA_W1C(a) (a) argument
92 #define arguments_ODY_APAX_APAT_INT_ENA_W1C(a) (a), -1, -1, -1 argument
111 static inline uint64_t ODY_APAX_APAT_INT_ENA_W1S(uint64_t a) in ODY_APAX_APAT_INT_ENA_W1S()
[all …]
H A Dody-csrs-pem.h28 #define ODY_PEM_BAR_E_PEMX_PF_BAR0(a) (0x8e0000000000ll + 0x1000000000ll * (a)) argument
30 #define ODY_PEM_BAR_E_PEMX_PF_BAR4(a) (0x8e0f00000000ll + 0x1000000000ll * (a)) argument
50 #define ODY_PEM_INT_VEC_E_VDMX_INT(a) (0xb + (a)) argument
132 static inline uint64_t ODY_PEMX_ATS_DIAG_STATUS(uint64_t a) in ODY_PEMX_ATS_DIAG_STATUS()
139 #define typedef_ODY_PEMX_ATS_DIAG_STATUS(a) ody_pemx_ats_diag_status_t argument
140 #define bustype_ODY_PEMX_ATS_DIAG_STATUS(a) CSR_TYPE_NCB argument
141 #define basename_ODY_PEMX_ATS_DIAG_STATUS(a) "PEMX_ATS_DIAG_STATUS" argument
142 #define device_bar_ODY_PEMX_ATS_DIAG_STATUS(a) 0x0 /* PF_BAR0 */ argument
143 #define busnum_ODY_PEMX_ATS_DIAG_STATUS(a) (a) argument
144 #define arguments_ODY_PEMX_ATS_DIAG_STATUS(a) (a), -1, -1, -1 argument
[all …]
H A Dody-csrs-pcierc.h43 static inline uint64_t ODY_PCIERCX_ACK_FREQ(uint64_t a) in ODY_PCIERCX_ACK_FREQ()
50 #define typedef_ODY_PCIERCX_ACK_FREQ(a) ody_pciercx_ack_freq_t argument
51 #define bustype_ODY_PCIERCX_ACK_FREQ(a) CSR_TYPE_PCICONFIGRC argument
52 #define basename_ODY_PCIERCX_ACK_FREQ(a) "PCIERCX_ACK_FREQ" argument
53 #define busnum_ODY_PCIERCX_ACK_FREQ(a) (a) argument
54 #define arguments_ODY_PCIERCX_ACK_FREQ(a) (a), -1, -1, -1 argument
72 static inline uint64_t ODY_PCIERCX_ACK_TIMER(uint64_t a) in ODY_PCIERCX_ACK_TIMER()
79 #define typedef_ODY_PCIERCX_ACK_TIMER(a) ody_pciercx_ack_timer_t argument
80 #define bustype_ODY_PCIERCX_ACK_TIMER(a) CSR_TYPE_PCICONFIGRC argument
81 #define basename_ODY_PCIERCX_ACK_TIMER(a) "PCIERCX_ACK_TIMER" argument
[all …]
H A Dody-csrs-sam.h75 static inline uint64_t ODY_SAM_ASC_REGIONX_ATTR(uint64_t a) in ODY_SAM_ASC_REGIONX_ATTR()
82 #define typedef_ODY_SAM_ASC_REGIONX_ATTR(a) ody_sam_asc_regionx_attr_t argument
83 #define bustype_ODY_SAM_ASC_REGIONX_ATTR(a) CSR_TYPE_RSL argument
84 #define basename_ODY_SAM_ASC_REGIONX_ATTR(a) "SAM_ASC_REGIONX_ATTR" argument
85 #define device_bar_ODY_SAM_ASC_REGIONX_ATTR(a) 0x0 /* PF_BAR0 */ argument
86 #define busnum_ODY_SAM_ASC_REGIONX_ATTR(a) (a) argument
87 #define arguments_ODY_SAM_ASC_REGIONX_ATTR(a) (a), -1, -1, -1 argument
106 static inline uint64_t ODY_SAM_ASC_REGIONX_END(uint64_t a) in ODY_SAM_ASC_REGIONX_END()
113 #define typedef_ODY_SAM_ASC_REGIONX_END(a) ody_sam_asc_regionx_end_t argument
114 #define bustype_ODY_SAM_ASC_REGIONX_END(a) CSR_TYPE_RSL argument
[all …]
H A Dody-csrs-gpio.h98 #define ODY_GPIO_INT_VEC_E_INTR_PINX(a) (0x52 + 2 * (a)) argument
99 #define ODY_GPIO_INT_VEC_E_INTR_PINX_CLEAR(a) (0x53 + 2 * (a)) argument
100 #define ODY_GPIO_INT_VEC_E_MC_INTR1_PPX(a) (0x40 + (a)) argument
101 #define ODY_GPIO_INT_VEC_E_MC_INTR_PPX(a) (0 + (a)) argument
132 #define ODY_GPIO_PIN_SEL_E_BTS_EXTREFX_CLK(a) (0x500 + (a)) argument
137 #define ODY_GPIO_PIN_SEL_E_BTS_TPX(a) (0x507 + (a)) argument
140 #define ODY_GPIO_PIN_SEL_E_GPIO_CLKX(a) (0x260 + (a)) argument
141 #define ODY_GPIO_PIN_SEL_E_GPIO_CLK_SYNCEX(a) (3 + (a)) argument
146 #define ODY_GPIO_PIN_SEL_E_GSERPX_DTESTX(a, b) (0x5a0 + 0x10 * (a) + (b)) argument
147 #define ODY_GPIO_PIN_SEL_E_GSERPX_GPIX(a, b) (0x670 + 8 * (a) + (b)) argument
[all …]
H A Dody-csrs-iobn.h28 #define ODY_IOBN_BAR_E_IOBNX_PF_BAR0(a) (0x87e120000000ll + 0x1000000ll * (a)) argument
30 #define ODY_IOBN_BAR_E_IOBNX_PF_BAR4(a) (0x87e120f00000ll + 0x1000000ll * (a)) argument
99 static inline uint64_t ODY_IOBNX_CFG0(uint64_t a) in ODY_IOBNX_CFG0()
106 #define typedef_ODY_IOBNX_CFG0(a) ody_iobnx_cfg0_t argument
107 #define bustype_ODY_IOBNX_CFG0(a) CSR_TYPE_RSL argument
108 #define basename_ODY_IOBNX_CFG0(a) "IOBNX_CFG0" argument
109 #define device_bar_ODY_IOBNX_CFG0(a) 0x0 /* PF_BAR0 */ argument
110 #define busnum_ODY_IOBNX_CFG0(a) (a) argument
111 #define arguments_ODY_IOBNX_CFG0(a) (a), -1, -1, -1 argument
138 static inline uint64_t ODY_IOBNX_CFG1(uint64_t a) in ODY_IOBNX_CFG1()
[all …]
H A Dody-csrs-pemrc.h28 #define ODY_PEMRC_BAR_E_PEMRCX_PF_BAR0(a) (0x8e0e00000000ll + 0x1000000000ll * (a)) argument
56 static inline uint64_t ODY_PEMRCX_MSIX_PBAX(uint64_t a, uint64_t b) in ODY_PEMRCX_MSIX_PBAX()
63 #define typedef_ODY_PEMRCX_MSIX_PBAX(a, b) ody_pemrcx_msix_pbax_t argument
64 #define bustype_ODY_PEMRCX_MSIX_PBAX(a, b) CSR_TYPE_NCB argument
65 #define basename_ODY_PEMRCX_MSIX_PBAX(a, b) "PEMRCX_MSIX_PBAX" argument
66 #define device_bar_ODY_PEMRCX_MSIX_PBAX(a, b) 0x0 /* PF_BAR0 */ argument
67 #define busnum_ODY_PEMRCX_MSIX_PBAX(a, b) (a) argument
68 #define arguments_ODY_PEMRCX_MSIX_PBAX(a, b) (a), (b), -1, -1 argument
89 static inline uint64_t ODY_PEMRCX_MSIX_VECX_ADDR(uint64_t a, uint64_t b) in ODY_PEMRCX_MSIX_VECX_ADDR()
96 #define typedef_ODY_PEMRCX_MSIX_VECX_ADDR(a, b) ody_pemrcx_msix_vecx_addr_t argument
[all …]
H A Dody-csrs-tad.h28 #define ODY_TAD_BAR_E_TADX_PF_BAR0(a) (0x87e22b000000ll + 0x1000000ll * (a)) argument
30 #define ODY_TAD_BAR_E_TADX_PF_BAR4(a) (0x87e22b800000ll + 0x1000000ll * (a)) argument
105 static inline uint64_t ODY_TADX_CACHE_FLUSH_STATUS(uint64_t a) in ODY_TADX_CACHE_FLUSH_STATUS()
112 #define typedef_ODY_TADX_CACHE_FLUSH_STATUS(a) ody_tadx_cache_flush_status_t argument
113 #define bustype_ODY_TADX_CACHE_FLUSH_STATUS(a) CSR_TYPE_RSL argument
114 #define basename_ODY_TADX_CACHE_FLUSH_STATUS(a) "TADX_CACHE_FLUSH_STATUS" argument
115 #define device_bar_ODY_TADX_CACHE_FLUSH_STATUS(a) 0x0 /* PF_BAR0 */ argument
116 #define busnum_ODY_TADX_CACHE_FLUSH_STATUS(a) (a) argument
117 #define arguments_ODY_TADX_CACHE_FLUSH_STATUS(a) (a), -1, -1, -1 argument
158 static inline uint64_t ODY_TADX_DERR_ADDR(uint64_t a) in ODY_TADX_DERR_ADDR()
[all …]
H A Dody-csrs-ncb.h28 #define ODY_NCB_BAR_E_NCBX_PF_BAR0(a) (0x87e140000000ll + 0x1000000ll * (a)) argument
121 static inline uint64_t ODY_NCBX_ARBX_CRDS(uint64_t a, uint64_t b) in ODY_NCBX_ARBX_CRDS()
128 #define typedef_ODY_NCBX_ARBX_CRDS(a, b) ody_ncbx_arbx_crds_t argument
129 #define bustype_ODY_NCBX_ARBX_CRDS(a, b) CSR_TYPE_RSL argument
130 #define basename_ODY_NCBX_ARBX_CRDS(a, b) "NCBX_ARBX_CRDS" argument
131 #define device_bar_ODY_NCBX_ARBX_CRDS(a, b) 0x0 /* PF_BAR0 */ argument
132 #define busnum_ODY_NCBX_ARBX_CRDS(a, b) (a) argument
133 #define arguments_ODY_NCBX_ARBX_CRDS(a, b) (a), (b), -1, -1 argument
152 static inline uint64_t ODY_NCBX_ARB_IUT_DIS(uint64_t a) in ODY_NCBX_ARB_IUT_DIS()
159 #define typedef_ODY_NCBX_ARB_IUT_DIS(a) ody_ncbx_arb_iut_dis_t argument
[all …]
H A Dody-csrs-ecam.h28 #define ODY_ECAM_BAR_E_ECAMX_PF_BAR0(a) (0x87e078000000ll + 0x1000000ll * (a)) argument
30 #define ODY_ECAM_BAR_E_ECAMX_PF_BAR2(a) (0x878000000000ll + 0x1000000000ll * (a)) argument
76 static inline uint64_t ODY_ECAMX_CONST(uint64_t a) in ODY_ECAMX_CONST()
83 #define typedef_ODY_ECAMX_CONST(a) ody_ecamx_const_t argument
84 #define bustype_ODY_ECAMX_CONST(a) CSR_TYPE_RSL argument
85 #define basename_ODY_ECAMX_CONST(a) "ECAMX_CONST" argument
86 #define device_bar_ODY_ECAMX_CONST(a) 0x0 /* PF_BAR0 */ argument
87 #define busnum_ODY_ECAMX_CONST(a) (a) argument
88 #define arguments_ODY_ECAMX_CONST(a) (a), -1, -1, -1 argument
121 static inline uint64_t ODY_ECAMX_DOMX_BUSX_PERMIT(uint64_t a, uint64_t b, uint64_t c) in ODY_ECAMX_DOMX_BUSX_PERMIT()
[all …]
H A Dody-csrs-cpc.h81 static inline uint64_t ODY_CPC_BOOT_OWNERX(uint64_t a) in ODY_CPC_BOOT_OWNERX()
88 #define typedef_ODY_CPC_BOOT_OWNERX(a) ody_cpc_boot_ownerx_t argument
89 #define bustype_ODY_CPC_BOOT_OWNERX(a) CSR_TYPE_NCB32b argument
90 #define basename_ODY_CPC_BOOT_OWNERX(a) "CPC_BOOT_OWNERX" argument
91 #define device_bar_ODY_CPC_BOOT_OWNERX(a) 0x0 /* PF_BAR0 */ argument
92 #define busnum_ODY_CPC_BOOT_OWNERX(a) (a) argument
93 #define arguments_ODY_CPC_BOOT_OWNERX(a) (a), -1, -1, -1 argument
354 static inline uint64_t ODY_CPC_RAM_MEMX(uint64_t a) in ODY_CPC_RAM_MEMX()
361 #define typedef_ODY_CPC_RAM_MEMX(a) ody_cpc_ram_memx_t argument
362 #define bustype_ODY_CPC_RAM_MEMX(a) CSR_TYPE_NCB argument
[all …]
H A Dody-csrs-gti.h39 #define ODY_GTI_INT_VEC_E_CORE_WDOG0X_DEL3T(a) (0xa + (a)) argument
40 #define ODY_GTI_INT_VEC_E_CORE_WDOG0X_INT(a) (0x5c + (a)) argument
41 #define ODY_GTI_INT_VEC_E_CORE_WDOG1X_DEL3T(a) (0x4a + (a)) argument
42 #define ODY_GTI_INT_VEC_E_CORE_WDOG1X_INT(a) (0x9c + (a)) argument
2185 static inline uint64_t ODY_GTI_CWD_POKEX(uint64_t a) in ODY_GTI_CWD_POKEX()
2192 #define typedef_ODY_GTI_CWD_POKEX(a) ody_gti_cwd_pokex_t argument
2193 #define bustype_ODY_GTI_CWD_POKEX(a) CSR_TYPE_NCB argument
2194 #define basename_ODY_GTI_CWD_POKEX(a) "GTI_CWD_POKEX" argument
2195 #define device_bar_ODY_GTI_CWD_POKEX(a) 0x0 /* PF_BAR0 */ argument
2196 #define busnum_ODY_GTI_CWD_POKEX(a) (a) argument
[all …]
H A Dody-csrs-mrml.h305 static inline uint64_t ODY_MRML_MSIX_PBAX(uint64_t a) in ODY_MRML_MSIX_PBAX()
312 #define typedef_ODY_MRML_MSIX_PBAX(a) ody_mrml_msix_pbax_t argument
313 #define bustype_ODY_MRML_MSIX_PBAX(a) CSR_TYPE_RSL argument
314 #define basename_ODY_MRML_MSIX_PBAX(a) "MRML_MSIX_PBAX" argument
315 #define device_bar_ODY_MRML_MSIX_PBAX(a) 0x4 /* PF_BAR4 */ argument
316 #define busnum_ODY_MRML_MSIX_PBAX(a) (a) argument
317 #define arguments_ODY_MRML_MSIX_PBAX(a) (a), -1, -1, -1 argument
338 static inline uint64_t ODY_MRML_MSIX_VECX_ADDR(uint64_t a) in ODY_MRML_MSIX_VECX_ADDR()
345 #define typedef_ODY_MRML_MSIX_VECX_ADDR(a) ody_mrml_msix_vecx_addr_t argument
346 #define bustype_ODY_MRML_MSIX_VECX_ADDR(a) CSR_TYPE_RSL argument
[all …]
H A Dody-csrs-fus.h48 static inline uint64_t ODY_FUS_BNK_DATX(uint64_t a) in ODY_FUS_BNK_DATX()
55 #define typedef_ODY_FUS_BNK_DATX(a) ody_fus_bnk_datx_t argument
56 #define bustype_ODY_FUS_BNK_DATX(a) CSR_TYPE_RSL argument
57 #define basename_ODY_FUS_BNK_DATX(a) "FUS_BNK_DATX" argument
58 #define device_bar_ODY_FUS_BNK_DATX(a) 0x0 /* PF_BAR0 */ argument
59 #define busnum_ODY_FUS_BNK_DATX(a) (a) argument
60 #define arguments_ODY_FUS_BNK_DATX(a) (a), -1, -1, -1 argument
79 static inline uint64_t ODY_FUS_CACHEX(uint64_t a) in ODY_FUS_CACHEX()
86 #define typedef_ODY_FUS_CACHEX(a) ody_fus_cachex_t argument
87 #define bustype_ODY_FUS_CACHEX(a) CSR_TYPE_RSL argument
[all …]
H A Dody-csrs-gic.h42 #define ODY_GIC_INT_VEC_E_GIC_WAKE_INTX(a) (0 + (a)) argument
817 static inline uint64_t ODY_GIC_MSIX_PBAX(uint64_t a) in ODY_GIC_MSIX_PBAX()
824 #define typedef_ODY_GIC_MSIX_PBAX(a) ody_gic_msix_pbax_t argument
825 #define bustype_ODY_GIC_MSIX_PBAX(a) CSR_TYPE_NCB argument
826 #define basename_ODY_GIC_MSIX_PBAX(a) "GIC_MSIX_PBAX" argument
827 #define device_bar_ODY_GIC_MSIX_PBAX(a) 0x4 /* PF_BAR4 */ argument
828 #define busnum_ODY_GIC_MSIX_PBAX(a) (a) argument
829 #define arguments_ODY_GIC_MSIX_PBAX(a) (a), -1, -1, -1 argument
850 static inline uint64_t ODY_GIC_MSIX_VECX_ADDR(uint64_t a) in ODY_GIC_MSIX_VECX_ADDR()
857 #define typedef_ODY_GIC_MSIX_VECX_ADDR(a) ody_gic_msix_vecx_addr_t argument
[all …]
/rk3399_ARM-atf/include/drivers/nxp/ddr/
H A Dddr_io.h15 #define min(a, b) (((a) > (b)) ? (b) : (a)) argument
17 #define max(a, b) (((a) > (b)) ? (a) : (b)) argument
23 #define ddr_in32(a) bswap32(mmio_read_32((uintptr_t)(a))) argument
24 #define ddr_out32(a, v) mmio_write_32((uintptr_t)(a),\ argument
27 #define ddr_in32(a) mmio_read_32((uintptr_t)(a)) argument
28 #define ddr_out32(a, v) mmio_write_32((uintptr_t)(a), v) argument
33 #define ddr_setbits32(a, v) ddr_out32((a), ddr_in32(a) | (v)) argument
34 #define ddr_clrbits32(a, v) ddr_out32((a), ddr_in32(a) & ~(v)) argument
35 #define ddr_clrsetbits32(a, c, s) ddr_out32((a), (ddr_in32(a) & ~(c)) \ argument
/rk3399_ARM-atf/include/drivers/nxp/dcfg/
H A Dscfg.h47 #define scfg_in32(a) bswap32(mmio_read_32((uintptr_t)(a))) argument
48 #define scfg_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
49 #define scfg_setbits32(a, v) mmio_setbits_32((uintptr_t)(a), v) argument
50 #define scfg_clrbits32(a, v) mmio_clrbits_32((uintptr_t)(a), v) argument
51 #define scfg_clrsetbits32(a, clear, set) \ argument
54 #define scfg_in32(a) mmio_read_32((uintptr_t)(a)) argument
55 #define scfg_out32(a, v) mmio_write_32((uintptr_t)(a), v) argument
56 #define scfg_setbits32(a, v) mmio_setbits_32((uintptr_t)(a), v) argument
57 #define scfg_clrbits32(a, v) mmio_clrbits_32((uintptr_t)(a), v) argument
58 #define scfg_clrsetbits32(a, clear, set) \ argument
/rk3399_ARM-atf/include/drivers/nxp/qspi/
H A Dqspi.h18 #define qspi_in32(a) bswap32(mmio_read_32((uintptr_t)(a))) argument
19 #define qspi_out32(a, v) mmio_write_32((uintptr_t)(a), bswap32(v)) argument
21 #define qspi_in32(a) mmio_read_32((uintptr_t)(a)) argument
22 #define qspi_out32(a, v) mmio_write_32((uintptr_t)(a), (v)) argument

1234