Home
last modified time | relevance | path

Searched defs:_x (Results 1 – 9 of 9) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-s5pc1xx/include/mach/
H A Dmmc.h24 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
28 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
36 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
42 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
53 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
/rk3399_rockchip-uboot/arch/arm/mach-exynos/include/mach/
H A Dmmc.h24 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
28 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
36 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
42 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
53 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
H A Dxhci-exynos.h14 #define LINKSYSTEM_FLADJ(_x) ((_x) << 1) argument
22 #define PHYCLKRST_SSC_REFCLKSEL(_x) ((_x) << 23) argument
25 #define PHYCLKRST_SSC_RANGE(_x) ((_x) << 21) argument
39 #define PHYCLKRST_FSEL(_x) ((_x) << 5) argument
/rk3399_rockchip-uboot/include/
H A Dedid.h51 #define GET_BIT(_x, _pos) \ argument
53 #define GET_BITS(_x, _pos_msb, _pos_lsb) \ argument
201 #define EDID_DETAILED_TIMING_PIXEL_CLOCK(_x) \ argument
207 #define EDID_DETAILED_TIMING_HORIZONTAL_ACTIVE(_x) \ argument
210 #define EDID_DETAILED_TIMING_HORIZONTAL_BLANKING(_x) \ argument
216 #define EDID_DETAILED_TIMING_VERTICAL_ACTIVE(_x) \ argument
219 #define EDID_DETAILED_TIMING_VERTICAL_BLANKING(_x) \ argument
226 #define EDID_DETAILED_TIMING_HSYNC_OFFSET(_x) \ argument
229 #define EDID_DETAILED_TIMING_HSYNC_PULSE_WIDTH(_x) \ argument
232 #define EDID_DETAILED_TIMING_VSYNC_OFFSET(_x) \ argument
[all …]
/rk3399_rockchip-uboot/board/imgtec/malta/
H A Dlowlevel_init.S19 #define CPU_TO_GT32(_x) ((_x)) argument
21 #define CPU_TO_GT32(_x) ( \ argument
/rk3399_rockchip-uboot/drivers/net/
H A Dmvgbe.h129 #define MVGBE_DFLT_RXQ(_x) (_x << 1) argument
130 #define MVGBE_DFLT_RX_ARPQ(_x) (_x << 4) argument
142 #define MVGBE_DFLT_RX_TCPQ(_x) (_x << 16) argument
143 #define MVGBE_DFLT_RX_UDPQ(_x) (_x << 19) argument
144 #define MVGBE_DFLT_RX_BPDUQ(_x) (_x << 22) argument
/rk3399_rockchip-uboot/arch/arm/mach-orion5x/include/mach/
H A Dcpu.h22 #define ORION5XGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
/rk3399_rockchip-uboot/arch/arm/mach-kirkwood/include/mach/
H A Dcpu.h19 #define KWGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
/rk3399_rockchip-uboot/drivers/usb/musb-new/
H A Dmusb_core.h188 #define test_devctl_hst_mode(_x) \ argument