History log of /rk3399_rockchip-uboot/drivers/pci/pcie_dw_rockchip.c (Results 1 – 24 of 24)
Revision Date Author Comments
# 7ece1cfe 13-Mar-2025 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Using rk_pci_find_ext_capability instead of dm_pci_find_ext_capability

dm_pci_find_ext_capability is rely on pci framework, but it's not work at pci controller intial
progress

driver: pci: rockchip: Using rk_pci_find_ext_capability instead of dm_pci_find_ext_capability

dm_pci_find_ext_capability is rely on pci framework, but it's not work at pci controller intial
progress.

Change-Id: Iad42a551d0d1da0fb35c9ca19884a40afba50672
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

show more ...


# 769b1920 05-Feb-2025 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Use dm_pci_find_ext_capability to serach rasdes offset

Change-Id: I174ffbfee03624a020e0cb99d3b9781b484ad122
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# fbafd477 08-Jan-2025 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Add rockchip_pcie_err_dump()

Add rockchip_pcie_err_dump() to vendor_aer_dump callback.

=> pci aer 00.00.0
AER Capability found at offset 0x100
UESta: DLP-- SDES-- TLP-- FCP-

driver: pci: rockchip: Add rockchip_pcie_err_dump()

Add rockchip_pcie_err_dump() to vendor_aer_dump callback.

=> pci aer 00.00.0
AER Capability found at offset 0x100
UESta: DLP-- SDES-- TLP-- FCP-- CmpltTO-- CmpltAbrt-- UnxCmplt-- RxOF-- MalfTLP-- ECRC-- UnsupReq-- ACSViol--
UEMsk: DLP-- SDES-- TLP-- FCP-- CmpltTO-+ CmpltAbrt-+ UnxCmplt-- RxOF-- MalfTLP-- ECRC-- UnsupReq-- ACSViol--
UESvrt: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
CESta: RxErr-- BadTLP-- BadDLLP-- Rollover-- Timeout-- NonFatalErr--
CEMsk: RxErr-- BadTLP-+ BadDLLP-- Rollover-- Timeout-- NonFatalErr-+
AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn-

Common event signal status: 0xL0
EBUF Overflow: 0x0
EBUF Under-run: 0x0
Decode Error: 0x0
Running Disparity Error: 0x0
SKP OS Parity Error: 0x0
SYNC Header Error: 0x0
CTL SKP OS Parity Error: 0x0
Detect EI Infer: 0x0
Receiver Error: 0x0
Rx Recovery Request: 0x0
N_FTS Timeout: 0x0
Framing Error: 0x0
Deskew Error: 0x0
BAD TLP: 0x0
LCRC Error: 0x0
BAD DLLP: 0x0
Replay Number Rollover: 0x0
Replay Timeout: 0x0
Rx Nak DLLP: 0x0
Tx Nak DLLP: 0x0
Retry TLP: 0x0
FC Timeout: 0x0
Poisoned TLP: 0x0
ECRC Error: 0x0
Unsupported Request: 0x0
Completer Abort: 0x0
Completion Timeout: 0x0

Then we plug out the PCIe card, we get:

=> pci aer 00.00.0
AER Capability found at offset 0x100
UESta: DLP-- SDES-- TLP-- FCP-- CmpltTO-- CmpltAbrt-- UnxCmplt-- RxOF-- MalfTLP-- ECRC-- UnsupReq-- ACSViol--
UEMsk: DLP-- SDES-- TLP-- FCP-- CmpltTO-+ CmpltAbrt-+ UnxCmplt-- RxOF-- MalfTLP-- ECRC-- UnsupReq-- ACSViol--
UESvrt: DLP+ SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
CESta: RxErr-- BadTLP-- BadDLLP-- Rollover-- Timeout-- NonFatalErr--
CEMsk: RxErr-- BadTLP-+ BadDLLP-- Rollover-- Timeout-- NonFatalErr-+
AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn-
Common event signal status: Invalid
EBUF Overflow: 0x0
EBUF Under-run: 0x0
Decode Error: 0xf
Running Disparity Error: 0xf
SKP OS Parity Error: 0x0
SYNC Header Error: 0x0
CTL SKP OS Parity Error: 0x3
Detect EI Infer: 0x1
Receiver Error: 0xff
Rx Recovery Request: 0x0
N_FTS Timeout: 0x0
Framing Error: 0x0
Deskew Error: 0x1
BAD TLP: 0x0
LCRC Error: 0x0
BAD DLLP: 0x0
Replay Number Rollover: 0x0
Replay Timeout: 0x0
Rx Nak DLLP: 0x0
Tx Nak DLLP: 0x0
Retry TLP: 0x0
FC Timeout: 0x0
Poisoned TLP: 0x0
ECRC Error: 0x0
Unsupported Request: 0x0
Completer Abort: 0x0
Completion Timeout: 0x0

Change-Id: I7c19464b36afa1a94d239317108e2b951697cc1d
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>

show more ...


# 68abe0ef 02-Dec-2024 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Don't turn off vpcie3v3 for bifurcation case

In bifurcation case, two controllers share the same refclk powered
by vpcie3v3. So keep the power on if just one controller is fai

driver: pci: rockchip: Don't turn off vpcie3v3 for bifurcation case

In bifurcation case, two controllers share the same refclk powered
by vpcie3v3. So keep the power on if just one controller is failed
to detect the device.

Change-Id: I2d8a454ce8d2fb7f54deb14c989fb4d1956708b2
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>

show more ...


# fec7a75e 14-Nov-2024 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Add retries support

Change-Id: I2ebe38034475c1b0b871161df0cf2d9d32b45278
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# b8495bb7 13-Nov-2024 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Support lanes settings

Change-Id: I2203ea3f188b4a7584f9362947d9c8f508a8edaf
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# 7ff76e75 27-Aug-2024 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Fix CONFIG_SYS_PCI_64BIT support

Change-Id: Id235372355d1b7446fda66df0937d0425b2d5bf0
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# b2a4eeb5 27-Aug-2024 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Fix rescan error

First, it need to free gpio if fails to link up
the device. And do proper hardware level settings.

=> pci e
pcie@2a200000: PCIe Linking... LTSSM is 0x0
pcie@

driver: pci: rockchip: Fix rescan error

First, it need to free gpio if fails to link up
the device. And do proper hardware level settings.

=> pci e
pcie@2a200000: PCIe Linking... LTSSM is 0x0
pcie@2a200000: PCIe Linking... LTSSM is 0x2
pcie@2a200000: PCIe Linking... LTSSM is 0x2
pcie@2a200000: PCIe Linking... LTSSM is 0x3
pcie@2a200000: PCIe-0 Link Fail
pcie@2a210000: PCIe Linking... LTSSM is 0x0
pcie@2a210000: PCIe Linking... LTSSM is 0x3
pcie@2a210000: PCIe Linking... LTSSM is 0x3
pcie@2a210000: PCIe-0 Link Fail

Retry enum:

=> pci e
pcie@2a200000: PCIe Linking... LTSSM is 0x0
pcie@2a200000: PCIe Linking... LTSSM is 0x0
pcie@2a200000: PCIe Link up, LTSSM is 0x130011
pcie@2a200000: PCIE-0: Link up (Gen2-x1, Bus0)
pcie@2a200000: invalid flags type!
pcie@2a210000: PCIe Linking... LTSSM is 0x0
pcie@2a210000: PCIe Linking... LTSSM is 0x2
pcie@2a210000: PCIe Link up, LTSSM is 0x130011
pcie@2a210000: PCIE-2: Link up (Gen2-x1, Bus2)
=> nvme scan
=> nvme info
Device 0: Vendor: 0x1e49 Rev: YM0500C6 Prod: YMA2256JA22314008G
Type: Hard Disk
Capacity: 244198.3 MB = 238.4 GB (500118192 x 512)
Device 1: Vendor: 0x1d97 Rev: V0218G0 Prod: MCC3212000213
Type: Hard Disk
Capacity: 488386.3 MB = 476.9 GB (1000215216 x 512)

Change-Id: Ic3d72fda8b1fd55de8e23d6f7e3e2e5a505cc3ed
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>

show more ...


# 43ede60c 27-May-2024 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add rk3588 compatible

Incorrect deletion of RK3588 compatle.

Change-Id: Ieac98e18b4fe8faea2dd0f0fe24265f1a04bf343
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 53314ce8 25-Feb-2024 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add rk3576 compatible

Change-Id: I1efcef88741c1635e9ee774e3ead2c009baa1dda
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 1f452320 29-Jun-2023 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Disable RC BAR0 and BAR1

Change-Id: I960e4e588e8ecbfe8dadd57d918cdf01aef8c5fa
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# e751b113 17-Feb-2023 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add rk3562 compatible

Change-Id: I3119c562fe05681d3e64794c5102657346187ae2
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# fbc8ca74 03-Jan-2023 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Chnage to read reg resource by name

Change-Id: I07cc18bf107d262afd1c0cae7b33a3cae132600c
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 793cb46e 30-Dec-2022 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add rk3528 compatible

Change-Id: I6a7942d240d035965e32a3cc60128bad1582f07f
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 0e16653b 04-Nov-2022 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Support dev_print

Change-Id: Id66869abc046f78d76431528b4fbb60d0af2ca18
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 6d508927 06-May-2022 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add T_PVPERL sleep

Change-Id: Ie07db5a719da5881cedfe02f711a0f9cb12182ba
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# abcec002 19-Nov-2021 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Support max_link_speed dts property

Change-Id: Ic549e3619e52b81ff951c7437532333aff4f3535
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 323eee11 19-Nov-2021 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: Add rk3588 compatible

Change-Id: I8585f45260354649c64c9ce69b26fadea0025d14
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>


# 92d35878 23-Sep-2021 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: reduce redundant waiting

1.Reduce redundant waiting
2.Rest rst_gpio earlier to avoid waiting.

Change-Id: I128e7b73d9ba5d85d5e0d80d93f4567a6de3756b
Signed-off-by: Jon Lin <jon

driver: pci: rockchip: reduce redundant waiting

1.Reduce redundant waiting
2.Rest rst_gpio earlier to avoid waiting.

Change-Id: I128e7b73d9ba5d85d5e0d80d93f4567a6de3756b
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

show more ...


# 32aabf13 23-Sep-2021 Jon Lin <jon.lin@rock-chips.com>

driver: pci: rockchip: change to use regulator_set_enable

Cause regulator set_value is not implemented, so change to use
set_enable.

Change-Id: Ie133dbf1d397e231d6fd9d893b404ec5fd7a7441
Signed-off-

driver: pci: rockchip: change to use regulator_set_enable

Cause regulator set_value is not implemented, so change to use
set_enable.

Change-Id: Ie133dbf1d397e231d6fd9d893b404ec5fd7a7441
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

show more ...


# ff2f1e41 24-Aug-2021 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: move switch recovery delay into linkup event

Change-Id: I4bc11b178483acce5960a5bf95b52c960e22e0b3
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# beef0f23 19-May-2021 Shawn Lin <shawn.lin@rock-chips.com>

driver: pci: rockchip: Decrease waiting time for linking

Change-Id: I3455d937f2134f18da769e2f88f07f5b0f4e7cc2
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# c2482762 02-Mar-2021 Shawn Lin <shawn.lin@rock-chips.com>

drivers: pci: Add bifurcation mode support

Change-Id: I195b72457d299b974059d4122b3143904d893dab
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>


# bc58f211 04-Jan-2021 Shawn Lin <shawn.lin@rock-chips.com>

drivers: pci: Add Rockchip DesignWare based PCIe controller

=> pci enum
PCIe Linking... LTSSM is 0x1
PCIe Link up, LTSSM is 0x230011
PCIE-0: Link up (Gen3-x2, Bus0)

=> pci scan
Scanning PCI devices

drivers: pci: Add Rockchip DesignWare based PCIe controller

=> pci enum
PCIe Linking... LTSSM is 0x1
PCIe Link up, LTSSM is 0x230011
PCIE-0: Link up (Gen3-x2, Bus0)

=> pci scan
Scanning PCI devices on bus 0
BusDevFun VendorId DeviceId Device Class Sub-Class
_____________________________________________________________
00.00.00 0x1d87 0x3566 Bridge device 0x04

=> pci 1
Scanning PCI devices on bus 1
BusDevFun VendorId DeviceId Device Class Sub-Class
_____________________________________________________________
01.00.00 0x144d 0xa808 Mass storage controller 0x08

=> nvme scan

=> nvme details
Blk device 0: Optional Admin Command Support:
Namespace Management/Attachment: no
Firmware Commit/Image download: yes
Format NVM: yes
Security Send/Receive: no
Blk device 0: Optional NVM Command Support:
Reservation: yes
Save/Select field in the Set/Get features: yes
Write Zeroes: yes
Dataset Management: yes
Write Uncorrectable: yes
Blk device 0: Format NVM Attributes:
Support Cryptographic Erase: No
Support erase a particular namespace: Yes
Support format a particular namespace: Yes
Blk device 0: LBA Format Support:
Blk device 0: End-to-End DataProtect Capabilities:
As last eight bytes: No
As first eight bytes: No
Support Type3: No
Support Type2: No
Support Type1: No
Blk device 0: Metadata capabilities:
As part of a separate buffer: No
As part of an extended data LBA: No

=> nvme info
Device 0: Vendor: 0x144d Rev: EXD7201Q Prod: S444NA0M384608
Type: Hard Disk
Capacity: 244198.3 MB = 238.4 GB (500118192 x 512)

=> nvme device 0

=> md.l 0x40000000 1
40000000: d08ec033 3...
=> mw.l 0x40000000 0x55aa55aa
=> md.l 0x40000000 1
40000000: 55aa55aa .U.U

=> nvme write 0x40000000 0x0 0x1

nvme write: device 0 block # 0, count 1 ... 1 blocks written: OK

=> md.l 0x44000000 1
44000000: ffffffff ....
=> nvme read 0x44000000 0x0 0x1

nvme read: device 0 block # 0, count 1 ... 1 blocks read: OK

=> md.l 0x44000000 1
44000000: 55aa55aa .U.U

Change-Id: I645dfc7e88722e9948ecb6e1a3a589eb4b420c1f
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>

show more ...