| #
e1652d39 |
| 20-Aug-2024 |
Zhihuan He <huan.he@rock-chips.com> |
drivers: ram: rockchip: Send refresh when detecting bank and bg
Change-Id: Idcea7eb5425dbf875376ad98851ea8b94b4be3d9 Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
|
| #
b1b9d7fb |
| 01-Jul-2021 |
Zhihuan He <huan.he@rock-chips.com> |
drivers: ram: common: fix ssmod define err
Signed-off-by: Zhihuan He <huan.he@rock-chips.com> Change-Id: I456f97b959316dde124fd8829e52420399a93fea
|
| #
f627cf25 |
| 13-Jan-2021 |
Zhihuan He <huan.he@rock-chips.com> |
drivers: ram: rv1126: add split support
The bigger cap must be in low cpu 16bit. only support high 16bit row < low 16bit row
Signed-off-by: Zhihuan He <huan.he@rock-chips.com> Change-Id: I0599f6723
drivers: ram: rv1126: add split support
The bigger cap must be in low cpu 16bit. only support high 16bit row < low 16bit row
Signed-off-by: Zhihuan He <huan.he@rock-chips.com> Change-Id: I0599f672376ff074ff5192a4d298394e7c89c29e
show more ...
|
| #
0367dfef |
| 13-Jan-2021 |
Zhihuan He <huan.he@rock-chips.com> |
drivers: ram: rv1126: add ssmod support
It can enable ssmod by loader parameter of g_2t_info. And default is disabled.
Signed-off-by: Zhihuan He <huan.he@rock-chips.com> Change-Id: I914ddcc33602bdc
drivers: ram: rv1126: add ssmod support
It can enable ssmod by loader parameter of g_2t_info. And default is disabled.
Signed-off-by: Zhihuan He <huan.he@rock-chips.com> Change-Id: I914ddcc33602bdc7b67b220bd562f5b16750c79b
show more ...
|
| #
e2dc1cc0 |
| 12-May-2021 |
Wesley Yao <wesley.yao@rock-chips.com> |
drivers: ram: rv1126: Modify tRFC and related timing based on DDR capacity
Add pctl_modify_trfc() in ddr_set_rate() to modify tRFC, tXS/tXSR, tXS_ABORT & tXS_FAST based on DDR capacity
Signed-off-b
drivers: ram: rv1126: Modify tRFC and related timing based on DDR capacity
Add pctl_modify_trfc() in ddr_set_rate() to modify tRFC, tXS/tXSR, tXS_ABORT & tXS_FAST based on DDR capacity
Signed-off-by: Wesley Yao <wesley.yao@rock-chips.com> Change-Id: I53649af1a32a4eca49348afbc26d68cd2aec6d3c
show more ...
|
| #
7a110f3a |
| 24-Mar-2021 |
Wesley Yao <wesley.yao@rock-chips.com> |
Change Flag of DDR DQ Eye Tool
Use DDR_DQ_EYE_FLAG instead of FSP_FLAG to avoid duplicate definition of FAP_FLAG in ddr branch
Signed-off-by: Wesley Yao <wesley.yao@rock-chips.com> Change-Id: I3bf1
Change Flag of DDR DQ Eye Tool
Use DDR_DQ_EYE_FLAG instead of FSP_FLAG to avoid duplicate definition of FAP_FLAG in ddr branch
Signed-off-by: Wesley Yao <wesley.yao@rock-chips.com> Change-Id: I3bf16fafc2e46d4002481ed03b5c689f26dccfad
show more ...
|
| #
c71eeac4 |
| 18-Mar-2021 |
Wesley Yao <wesley.yao@rock-chips.com> |
cmd: ddr_tool: ddr_dq_eye.c: Add DDR DQ eye tool for RV1126 and RK356x
In the loader, store DDR read & write eye training results. In U-Boot, use "ddr_dq_eye" command to show DDR DQ eye with the tra
cmd: ddr_tool: ddr_dq_eye.c: Add DDR DQ eye tool for RV1126 and RK356x
In the loader, store DDR read & write eye training results. In U-Boot, use "ddr_dq_eye" command to show DDR DQ eye with the training results.
Signed-off-by: Wesley Yao <wesley.yao@rock-chips.com> Change-Id: Ib360acdc843e3a6a6298d598341176746bf463e9
show more ...
|
| #
c69667e0 |
| 13-Jan-2021 |
Tang Yun ping <typ@rock-chips.com> |
drivers: ram: sdram_common: add os reg v3 define
Signed-off-by: Tang Yun ping <typ@rock-chips.com> Change-Id: I2cedcddcebdfd32da113edd1e18d2498b5813e22
|
| #
1a6462e1 |
| 13-Jan-2021 |
Tang Yun ping <typ@rock-chips.com> |
drivers: ram: sdram_common: add 4rank support for sdram_cap_info
Signed-off-by: Tang Yun ping <typ@rock-chips.com> Change-Id: Icda7bdc73e6c36c1351f0671b374a9d906dafec8
|
| #
5290223f |
| 20-Dec-2020 |
YouMin Chen <cym@rock-chips.com> |
rockchip: sdram: add define for lpddr4x
Change-Id: Ic7cd740e3498e47ad48376784ca0855d633baf65 Signed-off-by: YouMin Chen <cym@rock-chips.com>
|
| #
de9242dc |
| 04-Nov-2020 |
Tang Yun ping <typ@rock-chips.com> |
drivers: ram: sdram_common: add 4rank support for rk3568
Change-Id: I179ff4ef1f07a881f76ac086c4ab330e3ff82d73 Signed-off-by: Tang Yun ping <typ@rock-chips.com>
|
| #
9b31f80a |
| 22-May-2020 |
YouMin Chen <cym@rock-chips.com> |
driver: ram: rockchip: add sdram_head_info_v2
Change-Id: I5715dbfb296fbc684cbd0f22270d3d3bc922bab1 Signed-off-by: YouMin Chen <cym@rock-chips.com>
|
| #
b8dc613c |
| 19-Nov-2019 |
Joseph Chen <chenjh@rock-chips.com> |
Merge branch 'next-dev' into thunder-boot
|
| #
bbf5a1e4 |
| 24-Sep-2019 |
YouMin Chen <cym@rock-chips.com> |
driver: ram: rockchip: dram common code add RK3328 driver
Change-Id: I956f9eb01ce3fc393901aab6bf1a40931114b1b0 Signed-off-by: YouMin Chen <cym@rock-chips.com>
|
| #
5e6e8f2d |
| 09-Oct-2019 |
YouMin Chen <cym@rock-chips.com> |
driver: ram: rockchip: modify sdram common driver
Remove the config about SDRAM_COMMON_CAP_DETECT,SDRAM_COMMON_OSREG, SDRAM_COMMON_MSCH_RK3399 and SDRAM_COMMON_MSCH_PX30.
Change-Id: I17f2bdae585454
driver: ram: rockchip: modify sdram common driver
Remove the config about SDRAM_COMMON_CAP_DETECT,SDRAM_COMMON_OSREG, SDRAM_COMMON_MSCH_RK3399 and SDRAM_COMMON_MSCH_PX30.
Change-Id: I17f2bdae585454a1d869ae9d967843d1d169381f Signed-off-by: YouMin Chen <cym@rock-chips.com>
show more ...
|
| #
5685f66a |
| 07-Mar-2019 |
YouMin Chen <cym@rock-chips.com> |
driver: ram: rockchip: rename sdram_share.* to sdram_common.*
Change-Id: I8dddb0269764f748d3ae277b2cb04f86bb015ba2 Signed-off-by: YouMin Chen <cym@rock-chips.com>
|
| #
a2f75403 |
| 27-Dec-2018 |
Tang Yun ping <typ@rock-chips.com> |
rockchip: sdram: add ddr page size and bandwidth get interface
Change-Id: I05e0f32c7e8423843c7b874f8ff89e8e9d093390 Signed-off-by: Tang Yun ping <typ@rock-chips.com>
|
| #
cfadd6bb |
| 25-Oct-2018 |
YouMin Chen <cym@rock-chips.com> |
driver: ram: rockchip: fix rockchip_setup_ddr_param
rockchip_setup_ddr_param use to write ddr param to a known place for trustos.
Change-Id: Ied4636d5e709ed036a45434202d99e916a5f1dcb Signed-off-by:
driver: ram: rockchip: fix rockchip_setup_ddr_param
rockchip_setup_ddr_param use to write ddr param to a known place for trustos.
Change-Id: Ied4636d5e709ed036a45434202d99e916a5f1dcb Signed-off-by: YouMin Chen <cym@rock-chips.com>
show more ...
|
| #
2daa9732 |
| 26-Sep-2018 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: move BROM_BOOTSOURCE_ID_ADDR to bootrom.h
The macro BROM_BOOTSOURCE_ID_ADDR does not belong to sdram_common.h
Change-Id: I0490ff10b08287d71e3231baa999d3f096068c7c Signed-off-by: Kever Yan
rockchip: move BROM_BOOTSOURCE_ID_ADDR to bootrom.h
The macro BROM_BOOTSOURCE_ID_ADDR does not belong to sdram_common.h
Change-Id: I0490ff10b08287d71e3231baa999d3f096068c7c Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
show more ...
|
| #
ade6d65f |
| 20-Jul-2018 |
Zhihuan He <huan.he@rock-chips.com> |
rockchip: sdram_common: move BROM_BOOTSOURCE_ID_ADDR to sdram_common.h
Change-Id: I35d33524ffb19da21bf12622b5cbfd9933ea5a49 Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
|
| #
5589e612 |
| 26-Jun-2018 |
YouMin Chen <cym@rock-chips.com> |
rockchip: sdram: the enum of DDR type move to sdram_common.h
Change-Id: I62877384b6f0ee232e9765143b3deea2c5693a36 Signed-off-by: YouMin Chen <cym@rock-chips.com>
|
| #
10f950ba |
| 16-Apr-2018 |
Zhihuan He <huan.he@rock-chips.com> |
rockchip: sdram: updata ddr config to v1.08
1.Add more ddr rows support,such as 12 rows and 17 rows. 2.Support different column for different cs.
Change-Id: Iacb9b8545433c7172ff3f1090987f7d1d569938
rockchip: sdram: updata ddr config to v1.08
1.Add more ddr rows support,such as 12 rows and 17 rows. 2.Support different column for different cs.
Change-Id: Iacb9b8545433c7172ff3f1090987f7d1d5699381 Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
show more ...
|
| #
3a2e317c |
| 21-Dec-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: sdram-common: add api to pass dram info to trust os
Trust OS decode this info like this: https://github.com/ARM-software/arm-trusted-firmware/blob/master/plat/rockchip/common/drivers/param
rockchip: sdram-common: add api to pass dram info to trust os
Trust OS decode this info like this: https://github.com/ARM-software/arm-trusted-firmware/blob/master/plat/rockchip/common/drivers/parameter/ddr_parameter.c#L19 We have to set a available value, or else we get error info from Trust OS like this: "ERROR: over or zero region, nr=3145987, max=10"
Change-Id: I8adbf0332e8b981cda089177e4c62a9f7d326581 Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
show more ...
|
| #
d43ef73b |
| 11-Jul-2017 |
Tom Rini <trini@konsulko.com> |
Merge branch 'master' of git://git.denx.de/u-boot-rockchip
|
| #
6d1970fa |
| 23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: add sdram_common for common functions
There are some functions like sdram_size_mb can be re-used for different rockchip SoCs, just put them into common file. Add board_get_usable_ram_top()
rockchip: add sdram_common for common functions
There are some functions like sdram_size_mb can be re-used for different rockchip SoCs, just put them into common file. Add board_get_usable_ram_top() for ram_top init base on SDRAM_MAX_SIZE.
Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Added SDRAM_MAX_SIZE definition for RK3036: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
fixup: 3036 fix for sdram_common
show more ...
|