| d77a1ec5 | 07-Mar-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "xlnx_fix_gen_missing_brace" into integration
* changes: fix(platforms): modify function to have single return fix(el3-runtime): add missing curly braces fix(locks): a
Merge changes from topic "xlnx_fix_gen_missing_brace" into integration
* changes: fix(platforms): modify function to have single return fix(el3-runtime): add missing curly braces fix(locks): add missing curly braces fix(psci): add missing curly braces fix(bl31): add missing curly braces fix(console): add missing curly braces fix(arm-drivers): add missing curly braces fix(common): add missing curly braces fix(platforms): add missing curly braces
show more ...
|
| bbff267b | 24-Feb-2025 |
Arvind Ram Prakash <arvind.ramprakash@arm.com> |
fix(errata-abi): add support for handling split workarounds
Certain erratum workarounds like Neoverse N1 1542419, need a part of their mitigation done in EL3 and the rest in lower EL. But currently
fix(errata-abi): add support for handling split workarounds
Certain erratum workarounds like Neoverse N1 1542419, need a part of their mitigation done in EL3 and the rest in lower EL. But currently such workarounds return HIGHER_EL_MITIGATION which indicates that the erratum has already been mitigated by a higher EL(EL3 in this case) which causes the lower EL to not apply it's part of the mitigation.
This patch fixes this issue by adding support for split workarounds so that on certain errata we return AFFECTED even though EL3 has applied it's workaround. This is done by reusing the chosen field of erratum_entry structure into a bitfield that has two bitfields - Bit 0 indicates that the erratum has been enabled in build, Bit 1 indicates that the erratum is a split workaround and should return AFFECTED instead of HIGHER_EL_MITIGATION.
SDEN documentation: https://developer.arm.com/documentation/SDEN885747/latest
Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Change-Id: Iec94d665b5f55609507a219a7d1771eb75e7f4a7
show more ...
|
| f2d12fce | 07-Mar-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(smccc): register PMUv3p5 and PMUv3p7 bits with the FEATURE_AVAILABILITY call" into integration |
| 2bec665f | 27-Feb-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(smccc): register PMUv3p5 and PMUv3p7 bits with the FEATURE_AVAILABILITY call
These bits were missed with the original implementation. They are set if supported, so we need to ignore them.
Chang
fix(smccc): register PMUv3p5 and PMUv3p7 bits with the FEATURE_AVAILABILITY call
These bits were missed with the original implementation. They are set if supported, so we need to ignore them.
Change-Id: I3a94017bacdc54bfc14f0add972240148da3b41d Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 50029b9a | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(platforms): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store
fix(platforms): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store the return value to ensure single return for the function.
Change-Id: I9c2ca05b506a6ac35b24966fc5fdd5e88e65770d Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 858dc35c | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(el3-runtime): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement
fix(el3-runtime): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I14a69f79aba98e243fa29a50914431358efa2a49 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| bd7ad5e6 | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(locks): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body
fix(locks): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: Ie33b310f6406d77a7a2ebd94cf54c2a2968f8644 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| c7b0a28d | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(psci): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body w
fix(psci): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I8b656f59b445e914dd3f47e3dde83735481a3640 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 88edd9c6 | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(bl31): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body w
fix(bl31): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I7c1474a2aa5c940433b88be75c88b4ffa5833b57 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 9ded5e8d | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(console): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement bod
fix(console): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: If8e77b291380fa7d9d95cab5836235790404b620 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 03c6bb0e | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(arm-drivers): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement
fix(arm-drivers): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I66f957467bdee13052847f3e8c5ad6ae258c4222 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 0eeda638 | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(common): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body
fix(common): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I934b0f5c3b2500940054360611a035fcefa6a690 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 7e288d11 | 25-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(platforms): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement b
fix(platforms): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I1327a206782ccd341c0c7eaa3f26078150458ed0 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| b3d25dca | 04-Mar-2025 |
Madhav Bhatt <madhav.bhatt@amd.com> |
fix(xilinx): avoid unexpected variable update
The commit 50ab13577fd5 ("fix(xilinx): typecast expression to match data type") introduced a change where the isenabler1 variable is modified within the
fix(xilinx): avoid unexpected variable update
The commit 50ab13577fd5 ("fix(xilinx): typecast expression to match data type") introduced a change where the isenabler1 variable is modified within the loop iterating over GICD_ISENABLER registers. Instead of computing the offset from the base address for each register, the offset is accumulated incorrectly, leading to an incorrect register read.
As a result, some GIC enablers, including the RTC device were missed, so pm_set_wakeup_source was not called for them and the suspend-resume use case was failed because of that.
Fix the logic to ensure the correct offset calculation for each iteration, preserving the intended behavior.
Fixes: 50ab13577fd5 fix(xilinx): typecast expression to match data type Change-Id: Iec5bafcbde21078545a37259b2cf0353585ef1fa Signed-off-by: Madhav Bhatt <madhav.bhatt@amd.com> Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| d153bcf4 | 06-Mar-2025 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "feat(spm_mm): move mm_communication header define to general header" into integration |
| da20e16c | 06-Mar-2025 |
Govindraj Raja <govindraj.raja@arm.com> |
Merge changes I0011f041,I9f252541,I4da419f2,If357da98 into integration
* changes: feat(ras): add eabort get helper function feat(ras): add asynchronous error type corrected fix(ras): fix typo
Merge changes I0011f041,I9f252541,I4da419f2,If357da98 into integration
* changes: feat(ras): add eabort get helper function feat(ras): add asynchronous error type corrected fix(ras): fix typo in uncorrectable error type UEO fix(ras): fix status synchronous error type fields
show more ...
|
| e6d39da0 | 06-Mar-2025 |
Alexander Stein <alexander.stein@ew.tq-group.com> |
fix(imx8mp): apply ERRATA_A53_1530924 erratum
Apply erratum ERRATA_A53_1530924.
Change-Id: I971bb75bd0bda05f823599919a6936b61a2509ca Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> |
| ec6f49c2 | 01-Aug-2024 |
Vinoj Soundararajan <vinojs@google.com> |
feat(ras): add eabort get helper function
Add EABORT get field helper function to obtain SET, AET (UET) values from esr_el3/disr_el1 based on PE error state recording in the exception syndrome refer
feat(ras): add eabort get helper function
Add EABORT get field helper function to obtain SET, AET (UET) values from esr_el3/disr_el1 based on PE error state recording in the exception syndrome refer to RAS PE architecture in https://developer.arm.com/documentation/ddi0487/latest/
Change-Id: I0011f041a3089c9bbf670275687ad7c3362a07f9 Signed-off-by: Vinoj Soundararajan <vinojs@google.com>
show more ...
|
| daeae495 | 01-Aug-2024 |
Vinoj Soundararajan <vinojs@google.com> |
feat(ras): add asynchronous error type corrected
Add asynchronous error type Corrected (CE) to error status AET based on PE error state recording in the exception syndrome Refer to https://developer
feat(ras): add asynchronous error type corrected
Add asynchronous error type Corrected (CE) to error status AET based on PE error state recording in the exception syndrome Refer to https://developer.arm.com/documentation/ddi0487/latest/ RAS PE architecture.
Change-Id: I9f2525411b94c8fd397b4a0b8cf5dc47457a2771 Signed-off-by: Vinoj Soundararajan <vinojs@google.com>
show more ...
|
| e5cd3e81 | 01-Aug-2024 |
Vinoj Soundararajan <vinojs@google.com> |
fix(ras): fix typo in uncorrectable error type UEO
Fix spelling for UEO from restable to restartable based on PE error state recording in the exception syndrome Refer to https://developer.arm.com/do
fix(ras): fix typo in uncorrectable error type UEO
Fix spelling for UEO from restable to restartable based on PE error state recording in the exception syndrome Refer to https://developer.arm.com/documentation/ddi0487/latest/ RAS PE architecture.
Change-Id: I4da419f2120a7385853d4da78b409c675cdfe1c8 Signed-off-by: Vinoj Soundararajan <vinojs@google.com>
show more ...
|
| 9c17687a | 01-Aug-2024 |
Vinoj Soundararajan <vinojs@google.com> |
fix(ras): fix status synchronous error type fields
Based on SET bits of ISS encoding for an exception from Data or Instruction Abort. (Refer to ESR_EL3) 1. Fix Synchronous error type restartable val
fix(ras): fix status synchronous error type fields
Based on SET bits of ISS encoding for an exception from Data or Instruction Abort. (Refer to ESR_EL3) 1. Fix Synchronous error type restartable value from 1 to 3 2. Remove corrected CE field which is not applicable to SET
Change-Id: If357da9881bee962825bc3b9423ba7fc107f9b1d Signed-off-by: Vinoj Soundararajan <vinojs@google.com>
show more ...
|
| ee5915e2 | 05-Mar-2025 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "kc/stmm" into integration
* changes: fix(build): run sp_mk_gen.py with poetry feat(sptool): add StMM memory region descriptor feat(sptool): specify endianness for HOB
Merge changes from topic "kc/stmm" into integration
* changes: fix(build): run sp_mk_gen.py with poetry feat(sptool): add StMM memory region descriptor feat(sptool): specify endianness for HOB bin feat(fvp): increase cactus-tertiary size feat(sptool): include HOB file in the TL pkg feat(sptool): invoke the HOB list creation code feat(sptool): add the HOB list creation script chore: add fdt dependencies to poetry
show more ...
|
| dd816235 | 13-Feb-2025 |
Kathleen Capella <kathleen.capella@arm.com> |
fix(build): run sp_mk_gen.py with poetry
If Poetry is available in the build environment, use Poetry when running sp_mk_gen.py script. This ensures dependencies that are needed to run the script are
fix(build): run sp_mk_gen.py with poetry
If Poetry is available in the build environment, use Poetry when running sp_mk_gen.py script. This ensures dependencies that are needed to run the script are accounted for.
Needed to successfully run the following config: spm-l2-boot-tests/fvp-default,fvp-spm-optee-sp,fvp-default: \ fvp-spm.optee.sp
Change-Id: Icca4249dab929f1bcf5f4454d472cf6923e3ee17 Signed-off-by: Kathleen Capella <kathleen.capella@arm.com>
show more ...
|
| 35530877 | 13-Feb-2025 |
Kathleen Capella <kathleen.capella@arm.com> |
feat(sptool): add StMM memory region descriptor
StandaloneMM partition requires that the first memory region in its list of reserved memory regions describe the full partition layout. Hafnium SPMC c
feat(sptool): add StMM memory region descriptor
StandaloneMM partition requires that the first memory region in its list of reserved memory regions describe the full partition layout. Hafnium SPMC checks that memory regions in FF-A manifest do not overlap. Therefore, this region is added directly in HOB generation code rather than as a memory region in the FF-A manifest for the StMM partition.
Signed-off-by: Kathleen Capella <kathleen.capella@arm.com> Change-Id: Ia22174d755a5776e20ecf9639584f3c08cf9e60e
show more ...
|
| 49c65663 | 18-Dec-2024 |
Kathleen Capella <kathleen.capella@arm.com> |
feat(sptool): specify endianness for HOB bin
Specify endianness encoding when packing HOB binary. Little-endian is used as target platforms are expected to be little-endian.
Signed-off-by: Kathleen
feat(sptool): specify endianness for HOB bin
Specify endianness encoding when packing HOB binary. Little-endian is used as target platforms are expected to be little-endian.
Signed-off-by: Kathleen Capella <kathleen.capella@arm.com> Change-Id: I28d7b302f79482ed142c1964409c310f713a9b8c
show more ...
|