| 22c72f2a | 09-Jan-2020 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra194: drivers: fix violations of MISRA Rule 21.1
This patch fixes the violations of Rule 21.1 from all the header files.
Rule 21.1 "#define and #undef shall not be used on a reserved
Tegra194: drivers: fix violations of MISRA Rule 21.1
This patch fixes the violations of Rule 21.1 from all the header files.
Rule 21.1 "#define and #undef shall not be used on a reserved identifier or reserved macro name"
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Change-Id: I12e17a5d7158defd33b03416daab3049749905fc
show more ...
|
| 67db3231 | 09-Jan-2020 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: include: fix violations of MISRA Rule 21.1
This patch fixes the violations of Rule 21.1 from all the Tegra common header files.
Rule 21.1 "#define and #undef shall not be used on a reserved
Tegra: include: fix violations of MISRA Rule 21.1
This patch fixes the violations of Rule 21.1 from all the Tegra common header files.
Rule 21.1 "#define and #undef shall not be used on a reserved identifier or reserved macro name"
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Change-Id: I2e117645c110e04c13fa86ebbbb38df4951d2185
show more ...
|
| f35e5ab3 | 10-Jan-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
docs: GCC toolchain upgrade to version 9.2-2019.12
This toolchain provides multiple cross compilers and are publicly available on developer.arm.com
We build TF-A in CI using: AArch32 bare-metal tar
docs: GCC toolchain upgrade to version 9.2-2019.12
This toolchain provides multiple cross compilers and are publicly available on developer.arm.com
We build TF-A in CI using: AArch32 bare-metal target (arm-none-eabi) AArch64 ELF bare-metal target (aarch64-none-elf)
Change-Id: I910200174d5bad985504d1af4a1ae5819b524003 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| 70cb0bff | 16-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
io: change seek offset to signed long long
IO seek offset can be set to values above UINT32_MAX, this change changes the seek offset argument from 'ssize_t' to 'signed long long'. Fixing platform se
io: change seek offset to signed long long
IO seek offset can be set to values above UINT32_MAX, this change changes the seek offset argument from 'ssize_t' to 'signed long long'. Fixing platform seek functions to match the new interface update.
Change-Id: I25de83b3b7abe5f52a7b0fee36f71e60cac9cfcb Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Etienne Carriere <etienne.carriere@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@st.com>
show more ...
|
| 43636796 | 10-Jan-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Unify type of "cpu_idx" across PSCI module." into integration |
| 5b33ad17 | 13-Dec-2019 |
Deepika Bhavnani <deepika.bhavnani@arm.com> |
Unify type of "cpu_idx" across PSCI module.
NOTE for platform integrators: API `plat_psci_stat_get_residency()` third argument `last_cpu_idx` is changed from "signed int" to the "unsigned i
Unify type of "cpu_idx" across PSCI module.
NOTE for platform integrators: API `plat_psci_stat_get_residency()` third argument `last_cpu_idx` is changed from "signed int" to the "unsigned int" type.
Issue / Trouble points 1. cpu_idx is used as mix of `unsigned int` and `signed int` in code with typecasting at some places leading to coverity issues.
2. Underlying platform API's return cpu_idx as `unsigned int` and comparison is performed with platform specific defines `PLAFORM_xxx` which is not consistent
Misra Rule 10.4: The value of a complex expression of integer type may only be cast to a type that is narrower and of the same signedness as the underlying type of the expression.
Based on above points, cpu_idx is kept as `unsigned int` to match the API's and low-level functions and platform defines are updated where ever required
Signed-off-by: Deepika Bhavnani <deepika.bhavnani@arm.com> Change-Id: Ib26fd16e420c35527204b126b9b91e8babcc3a5c
show more ...
|
| 1522958f | 10-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "rcar_gen3: plat: Pass DT to OpTee OS" into integration |
| 13be0ee4 | 10-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat: nvidia: remove spurious UTF-8 characters at top of platform files" into integration |
| 5c330967 | 10-Jan-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "FVP: Remove re-definition of topology related build options" into integration |
| 865054dc | 10-Jan-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "FVP: Stop reclaiming init code with Clang builds" into integration |
| d71ccda7 | 10-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "rcar_gen3: drivers: ddr: Move DDR drivers out of staging" into integration |
| d11a6057 | 10-Jan-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "Revert "GCC: Upgrade to version 9.2-2019.12 of toolchain"" into integration |
| 94f1c959 | 10-Jan-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
FVP: Remove re-definition of topology related build options
This patch removes re-definition of the following FVP build options from plat\arm\board\fvp\fvp_def.h: 'FVP_CLUSTER_COUNT' 'FVP_MAX_CPUS
FVP: Remove re-definition of topology related build options
This patch removes re-definition of the following FVP build options from plat\arm\board\fvp\fvp_def.h: 'FVP_CLUSTER_COUNT' 'FVP_MAX_CPUS_PER_CLUSTER' 'FVP_MAX_PE_PER_CPU' which are set in platform.mk.
This fixes a potential problem when a build option set in platform.mk file can be re-defined in fvp_def.h header file used by other build component with a different makefile which does not set this option. Ref. GENFW-3505.
Change-Id: I4288629920516acf2c239c7b733f92a0c5a812ff Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| 45503af4 | 09-Jan-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "smccc: add get smc function id num macro" into integration |
| 1f4b7170 | 09-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "Simplify PMF helper macro definitions across header files" into integration |
| 1ab2dc1a | 09-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "Remove redundant declarations." into integration |
| 6e94d56a | 09-Jan-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
Merge "Tegra194: mce: fix error code signedness" into integration |
| e073e070 | 23-Dec-2019 |
Olivier Deprez <olivier.deprez@arm.com> |
smccc: add get smc function id num macro
Signed-off-by: Olivier Deprez <olivier.deprez@arm.com> Change-Id: I2953f0a6f35bc678402bc185640d1f328b065af5 |
| f1f72019 | 09-Jan-2020 |
Olivier Deprez <olivier.deprez@arm.com> |
plat: nvidia: remove spurious UTF-8 characters at top of platform files
Signed-off-by: Olivier Deprez <olivier.deprez@arm.com> Change-Id: Iee7fb43990047b27972e99572ec4b3dc4e5c0423 |
| daa9b6ea | 06-Jan-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Simplify PMF helper macro definitions across header files
In further patches, we aim to enable -Wredundant-decls by default. This rearragement of helper macros is necessary to make Coverity tool hap
Simplify PMF helper macro definitions across header files
In further patches, we aim to enable -Wredundant-decls by default. This rearragement of helper macros is necessary to make Coverity tool happy as well as making sure there are no redundant function declarations for PMF related declarations.
Also, PMF related macros were added to provide appropriate function declarations for helper APIs which capture PSCI statistics.
Change-Id: I36273032dde8fa079ef71235ed3a4629c5bfd981 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| 7a05f06a | 02-Jan-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Remove redundant declarations.
In further patches, we wish to enable -wredundant-decls check as part of warning flags by default.
Change-Id: I43410d6dbf40361a503c16d94ccf0f4cf29615b7 Signed-off-by:
Remove redundant declarations.
In further patches, we wish to enable -wredundant-decls check as part of warning flags by default.
Change-Id: I43410d6dbf40361a503c16d94ccf0f4cf29615b7 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| 3c0d784c | 09-Dec-2019 |
laurenw-arm <lauren.wehrmeister@arm.com> |
docs: Creating a Change Log Template File
Creating a Change Log Template for ALL to update with relevant new features, changes, fixes and known issues for each upcoming release of Trusted Firmware-A
docs: Creating a Change Log Template File
Creating a Change Log Template for ALL to update with relevant new features, changes, fixes and known issues for each upcoming release of Trusted Firmware-A.
The contents of this file should be added to the collective change log at the time of release code freeze.
Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> Change-Id: Idfbdcef0d40b10312dc88b6e1cbe31856fda887e
show more ...
|
| 650a435c | 08-Jan-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Revert "GCC: Upgrade to version 9.2-2019.12 of toolchain"
This reverts commit de9bf1d8a2de952bfc17cdf7082b41f9c185e54d.
Change-Id: Iebb6297ce290a10ee850bf6a9c71e7eb530b085f |
| e1fcb1bf | 03-Jan-2020 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra194: mce: fix error code signedness
The MCE driver's helper functions were using postive values as error codes.
This patch updates the functions to return negative values as error codes instea
Tegra194: mce: fix error code signedness
The MCE driver's helper functions were using postive values as error codes.
This patch updates the functions to return negative values as error codes instead. Some functions are updated to use the right error code.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> Change-Id: I3e2ecc30a6272a357e1a22ec850543fde2a694f6
show more ...
|
| 44abf27d | 08-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "A5DS: Change boot address to point to DDR address" into integration |