| 338770c6 | 23-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1262 from ssalko/ssalko_dev
qemu: Fix interrupt type check |
| caf4eca1 | 20-Feb-2018 |
Soby Mathew <soby.mathew@arm.com> |
ARM Platforms: Add CASSERT for BL2_BASE
Change-Id: I93e491fde2a991fc39584c2762f33cbea40541e3 Signed-off-by: Soby Mathew <soby.mathew@arm.com> |
| 81bf6aae | 20-Feb-2018 |
Soby Mathew <soby.mathew@arm.com> |
ARM Platforms: Don't build BL1 and BL2 if RESET_TO_SP_MIN=1
Change-Id: Iadb21bb56f2e61d7e6aec9b3b3efd30059521def Signed-off-by: Soby Mathew <soby.mathew@arm.com> |
| 06ff251e | 22-Feb-2018 |
Arve Hjønnevåg <arve@android.com> |
tegra/trusty: Setup tegra specific trusty args in platform code
Fixes tegra build with SPD=trusty. Not tested.
Change-Id: I851a2b00b8b1cc65112b6088980a811d8eda1a99 |
| 6bf0e079 | 19-Feb-2018 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Ensure the correct execution of TLBI instructions
After executing a TLBI a DSB is needed to ensure completion of the TLBI.
rk3328: The MMU is allowed to load TLB entries for as long as it is enable
Ensure the correct execution of TLBI instructions
After executing a TLBI a DSB is needed to ensure completion of the TLBI.
rk3328: The MMU is allowed to load TLB entries for as long as it is enabled. Because of this, the correct place to execute a TLBI is right after disabling the MMU.
Change-Id: I8280f248d10b49a8c354a4ccbdc8f8345ac4c170 Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
show more ...
|
| 601abdba | 19-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1271 from afaerber/tegra-fixes
tegra: Fix mmap_region_t struct mismatch |
| 15047150 | 17-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1259 from hzhuang1/fix_uart
hikey960: avoid hardcode on uart port |
| 28db3e96 | 17-Feb-2018 |
Andreas Färber <afaerber@suse.de> |
tegra: Fix mmap_region_t struct mismatch
Commit fdb1964c34968921379d3592e7ac6e9a685dbab1 ("xlat: Introduce MAP_REGION2() macro") added a granularity field to mmap_region_t.
Tegra platforms were usi
tegra: Fix mmap_region_t struct mismatch
Commit fdb1964c34968921379d3592e7ac6e9a685dbab1 ("xlat: Introduce MAP_REGION2() macro") added a granularity field to mmap_region_t.
Tegra platforms were using the v2 xlat_tables implementation in common/tegra_common.mk, but v1 xlat_tables.h headers in soc/*/plat_setup.c where arrays are being defined. This caused the next physical address to be read as granularity, causing EINVAL error and triggering an assert.
Consistently use xlat_tables_v2.h header to avoid this.
Fixes ARM-software/tf-issues#548.
Signed-off-by: Andreas Färber <afaerber@suse.de>
show more ...
|
| 135d713c | 17-Feb-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey960: avoid hardcode on uart port
Avoid hardcode on uart port. The uart port could be auto detected on HiKey960 platform.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> |
| f2c83c1a | 25-Jan-2018 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
ARM platforms: Fix console address for flush
The console core flush API expects the base address in the first register, but ARM helpers currently sets the second register with the base address. This
ARM platforms: Fix console address for flush
The console core flush API expects the base address in the first register, but ARM helpers currently sets the second register with the base address. This causes an assert failure.
This patch fixes that.
Change-Id: Ic54c423cd60f2756902ab3cfc77b3de2ac45481e Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|
| 53a98be3 | 08-Feb-2018 |
Santeri Salko <santeri.salko@gmail.com> |
qemu: Fix interrupt type check
Function plat_ic_get_pending_interrupt_type() should return interrupt type, not id. The function is used in aarch64 exception handling and currently the irq/fiq forwar
qemu: Fix interrupt type check
Function plat_ic_get_pending_interrupt_type() should return interrupt type, not id. The function is used in aarch64 exception handling and currently the irq/fiq forwarding fails if a secure interrupt happens while running normal world.
The qemu-specific gic file does not contain any extra functionality so it can be removed and common file can be used instead.
fixes arm-software/tf-issues#546
Signed-off-by: Santeri Salko <santeri.salko@gmail.com>
show more ...
|
| 3b12a6fc | 31-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
hikey*, poplar: platform.mk: Fix typo in variable assignments
Signed-off-by: Victor Chong <victor.chong@linaro.org> |
| f3d522be | 31-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
poplar: Support Trusted OS extra image (OP-TEE header) parsing
Signed-off-by: Victor Chong <victor.chong@linaro.org> Tested-by: Shawn Guo <shawn.guo@linaro.org> |
| 0d8052a4 | 31-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
poplar: Add LOAD_IMAGE_V2 support
Signed-off-by: Victor Chong <victor.chong@linaro.org> Tested-by: Shawn Guo <shawn.guo@linaro.org> |
| 8ad132b3 | 29-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
poplar: Add build option for dram size
Signed-off-by: Victor Chong <victor.chong@linaro.org> Tested-by: Shawn Guo <shawn.guo@linaro.org> |
| ce2547f8 | 29-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
poplar: Fix typo
Signed-off-by: Victor Chong <victor.chong@linaro.org> Tested-by: Shawn Guo <shawn.guo@linaro.org> |
| b715f116 | 25-Jan-2018 |
Victor Chong <victor.chong@linaro.org> |
poplar: Remove unused function prototype
Signed-off-by: Victor Chong <victor.chong@linaro.org> Tested-by: Shawn Guo <shawn.guo@linaro.org> |
| 5b75b4a7 | 07-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1173 from etienne-lms/armv7-qemu
support to boot OP-TEE on AArch32/Armv7+example with Cortex-A15/Qemu |
| 9fd2f13b | 06-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1224 from masahir0y/gzip
Support GZIP-compressed images for faster loading and verification |
| 765ed9fc | 02-Feb-2018 |
Etienne Carriere <etienne.carriere@linaro.org> |
qemu: support ARMv7/Cortex-A15
Define Qemu AArch32 implementation for some platform functions (core position, secondary boot cores, crash console). These are derived from the AArch64 implementation.
qemu: support ARMv7/Cortex-A15
Define Qemu AArch32 implementation for some platform functions (core position, secondary boot cores, crash console). These are derived from the AArch64 implementation.
BL31 on Qemu is needed only for ARMv8 and later. On ARMv7, BL32 is the first executable image after BL2.
Support SP_MIN and OP-TEE as BL32: create a sp_min make script target in Qemu, define mapping for IMAGE_BL32
Minor fix Qemu return value type for plat_get_ns_image_entrypoint().
Qemu model for the Cortex-A15 does not support the virtualization extension although the core expects it. To overcome the issue, Qemu ARMv7 configuration set ARCH_SUPPORTS_VIRTUALIZATION to 0.
Add missing AArch32 assembly macro arm_print_gic_regs from ARM platform used by the Qemu platform.
Qemu Cortex-A15 model integrates a single cluster with up to 4 cores.
Change-Id: I65b44399071d6f5aa40d5183be11422b9ee9ca15 Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
show more ...
|
| 10787b05 | 02-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1249 from masahir0y/uniphier
uniphier: fix and improve memory layout |
| 4f557c77 | 02-Feb-2018 |
Masahiro Yamada <yamada.masahiro@socionext.com> |
uniphier: add ULL to physical address literals
Looks like this is requirement in the pre-merge static analysis.
misra_violation: [Required] MISRA C-2012 Rule 7.2 violation: Unsigned constants must
uniphier: add ULL to physical address literals
Looks like this is requirement in the pre-merge static analysis.
misra_violation: [Required] MISRA C-2012 Rule 7.2 violation: Unsigned constants must be declared with U or u suffix.
Adding ULL as requested. I used ULL() macros for BL*_{BASE,LIMIT} because they are referenced from linker scripts.
Requested-by: David Cunado <david.cunado@arm.com> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
show more ...
|
| 9c740a58 | 30-Jan-2018 |
Masahiro Yamada <yamada.masahiro@socionext.com> |
uniphier: allocate xlat region of on-chip SRAM only when needed
Currently, the xlat region of the on-chip SRAM is always allocated for all BL images.
The access to the on-chip SRAM is necessary for
uniphier: allocate xlat region of on-chip SRAM only when needed
Currently, the xlat region of the on-chip SRAM is always allocated for all BL images.
The access to the on-chip SRAM is necessary for loading images from a USB memory device (i.e. when updating firmware), so unneeded for the usual boot procedure.
To avoid this waste, allocate the xlat region dynamically only for BL2, and only when it is necessary.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
show more ...
|
| 7e51ca8d | 30-Jan-2018 |
Masahiro Yamada <yamada.masahiro@socionext.com> |
uniphier: get back original BL31/32 location used before BL2-AT-EL3
Commit 247fc0435191 ("uniphier: switch to BL2-AT-EL3 and remove BL1 support") accidentally changed the location of BL31 and BL32.
uniphier: get back original BL31/32 location used before BL2-AT-EL3
Commit 247fc0435191 ("uniphier: switch to BL2-AT-EL3 and remove BL1 support") accidentally changed the location of BL31 and BL32. The new memory map overlaps with the audio DSP images, also gives impact to OP-TEE. They are both out of control of ARM Trusted Firmware, so not easy to change. This commit restores the image layout that was originally used prior to the BL2-AT-EL3 migration.
Reported-by: Katsuhiro Suzuki <suzuki.katsuhiro@socionext.com> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
show more ...
|
| 956defc7 | 01-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1247 from rockchip-linux/rk3399/fixes-memory-corruptions
rockchip/rk3399: Fix memory corruptions or illegal memory access |