| bed42a5d | 08-Dec-2017 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: Add Allwinner H6 SoC support
The H6 is Allwinner's most recent SoC. It shares most peripherals with the other ARMv8 Allwinner SoCs (A64/H5), but has a completely different memory map.
In
allwinner: Add Allwinner H6 SoC support
The H6 is Allwinner's most recent SoC. It shares most peripherals with the other ARMv8 Allwinner SoCs (A64/H5), but has a completely different memory map.
Introduce a separate platform target, which includes a different header file to cater for the address differences. Also add the new build target to the documentation.
The new ATF platform name is "sun50i_h6".
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| c2f27ced | 03-Jul-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1458 from Andre-ARM/allwinner/fixes
allwinner: various smaller fixes |
| 73b1a02f | 03-Jul-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1447 from Amit-Radur/bl32_v1
allwinner: Add BL32 (corresponds to Trusted OS) support |
| deed2b83 | 25-Jun-2018 |
Andrew F. Davis <afd@ti.com> |
ti: k3: common: Enable interrupts before entering standby state
To wake a core from wfi interrupts must be enabled, in some cases they may not be and so we can lock up here. Unconditionally enable i
ti: k3: common: Enable interrupts before entering standby state
To wake a core from wfi interrupts must be enabled, in some cases they may not be and so we can lock up here. Unconditionally enable interrupts before wfi and then restore interrupt state.
Signed-off-by: Andrew F. Davis <afd@ti.com>
show more ...
|
| 79a1a849 | 25-Jun-2018 |
Andrew F. Davis <afd@ti.com> |
ti: k3: common: Add root domain node to platform topology
Actions may need to be taken by the last core when all clusters have been shutdown. Add a top level root domain node to coordinate this betw
ti: k3: common: Add root domain node to platform topology
Actions may need to be taken by the last core when all clusters have been shutdown. Add a top level root domain node to coordinate this between clusters.
Signed-off-by: Andrew F. Davis <afd@ti.com>
show more ...
|
| c4143b74 | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: Detect and output current SoC
So far we already support booting on two different SoCs, and we will shortly add a third, so add some code to determine the current SoC type. This can be lat
allwinner: Detect and output current SoC
So far we already support booting on two different SoCs, and we will shortly add a third, so add some code to determine the current SoC type. This can be later used to runtime detect certain properties.
Also print the SoC name to the console, to give valuable debug information.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| ae903c56 | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: Don't map boot ROM
There is nothing we need from the BootROM area, so we also don't need to map it in EL3.
Remove the mapping and reduce the number of MMAP regions by one.
Reported-by:
allwinner: Don't map boot ROM
There is nothing we need from the BootROM area, so we also don't need to map it in EL3.
Remove the mapping and reduce the number of MMAP regions by one.
Reported-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| c520be4b | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: Relax PSCI entry point check
The DRAM controller supports up to 4GB of DRAM, and there are actually boards out there where we can use at least 3GB of this.
Relax the PSCI entry point che
allwinner: Relax PSCI entry point check
The DRAM controller supports up to 4GB of DRAM, and there are actually boards out there where we can use at least 3GB of this.
Relax the PSCI entry point check, to be not restricted to 2GB of DRAM.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| 88aa5c43 | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: security: Fix SPC guard
The "#ifdef SUNXI_SPC_BASE" guard was meant to allow the build on SoCs without a Secure Peripherals Controller, so that we skip that part of the security setup. Bu
allwinner: security: Fix SPC guard
The "#ifdef SUNXI_SPC_BASE" guard was meant to allow the build on SoCs without a Secure Peripherals Controller, so that we skip that part of the security setup. But in the current position this will trigger a warning about an unused variable.
Simply move the guard one line up to cover the variable as well.
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| 27f9616f | 22-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: cpu-ops: avoid PSCI on/off output
The "INFO" output in sunxi_cpu_ops.c is quite verbose, so make this more obvious by changing the log level to "VERBOSE" and so avoiding it to be printed
allwinner: cpu-ops: avoid PSCI on/off output
The "INFO" output in sunxi_cpu_ops.c is quite verbose, so make this more obvious by changing the log level to "VERBOSE" and so avoiding it to be printed in a normal (even debug) build.
Reported-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| 1f4b638a | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: sun50i_a64: remove unneeded VER_REG offset
The relative VER_REG *offset* is the same across all known SoCs, so we can define this offset near it's user.
Remove it from the memory map.
R
allwinner: sun50i_a64: remove unneeded VER_REG offset
The relative VER_REG *offset* is the same across all known SoCs, so we can define this offset near it's user.
Remove it from the memory map.
Reported-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| 6daab88f | 21-Jun-2018 |
Andre Przywara <andre.przywara@arm.com> |
allwinner: common: add missing header
Some code in sunxi_common.c requires symbols defined in sunxi_private.h, so add the header to that file. It was included via another header before, but let's ma
allwinner: common: add missing header
Some code in sunxi_common.c requires symbols defined in sunxi_private.h, so add the header to that file. It was included via another header before, but let's make this explicit.
Reported-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| dab901f8 | 19-Jun-2018 |
Amit Singh Tomar <amittomer25@gmail.com> |
allwinner: Add BL32 (corresponds to Trusted OS) support
This patch is an attempt to run Trusted OS (OP-TEE OS being one of them) along side BL31 image.
ATF supports multiple SPD's that can take dis
allwinner: Add BL32 (corresponds to Trusted OS) support
This patch is an attempt to run Trusted OS (OP-TEE OS being one of them) along side BL31 image.
ATF supports multiple SPD's that can take dispatcher name (opteed for OP-TEE OS) as an input using the 'SPD=<dispatcher name>' option during bl31 build.
Signed-off-by: Amit Singh Tomar <amittomer25@gmail.com>
show more ...
|
| d48f193d | 27-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1429 from jeenu-arm/mmu-direct
Enable MMU without stack for xlat v2/DynamIQ |
| 64ee263e | 27-Apr-2018 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
DynamIQ: Enable MMU without using stack
Having an active stack while enabling MMU has shown coherency problems. This patch builds on top of translation library changes that introduces MMU-enabling w
DynamIQ: Enable MMU without using stack
Having an active stack while enabling MMU has shown coherency problems. This patch builds on top of translation library changes that introduces MMU-enabling without using stacks.
Previously, with HW_ASSISTED_COHERENCY, data caches were disabled while enabling MMU only because of active stack. Now that we can enable MMU without using stack, we can enable both MMU and data caches at the same time.
NOTE: Since this feature depends on using translation table library v2, disallow using translation table library v1 with HW_ASSISTED_COHERENCY.
Fixes ARM-software/tf-issues#566
Change-Id: Ie55aba0c23ee9c5109eb3454cb8fa45d74f8bbb2 Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|
| 3208edcd | 11-Jun-2018 |
Soby Mathew <soby.mathew@arm.com> |
ARM platforms: Initialize cntfrq for BL1 Firmware update
Currenly the CNTFRQ register and system timer is initialized in BL31 for use by the normal world. During firmware update, the NS-BL1 or NS-BL
ARM platforms: Initialize cntfrq for BL1 Firmware update
Currenly the CNTFRQ register and system timer is initialized in BL31 for use by the normal world. During firmware update, the NS-BL1 or NS-BL2U may need to access the system timer. Hence this patch duplicates the CNTFRQ and system timer initialization in BL1 as well.
Signed-off-by: Soby Mathew <soby.mathew@arm.com> Change-Id: I1ede78b4ae64080fb418cb93f3e48b26d7b724dc
show more ...
|
| f790cc0a | 25-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1445 from danielboulby-arm/db/DynamicAuthentication
Set FVP DYN_DISABLE_AUTH authentication default to 0 |
| 5470a3cc | 22-Jun-2018 |
Daniel Boulby <daniel.boulby@arm.com> |
Set FVP DYN_DISABLE_AUTH authentication default to 0
Set the ability to dynamically disable Trusted Boot Board authentication to be off by default
Change-Id: Ibd2aa179179f7d9b0e7731c6e450f200a8c675
Set FVP DYN_DISABLE_AUTH authentication default to 0
Set the ability to dynamically disable Trusted Boot Board authentication to be off by default
Change-Id: Ibd2aa179179f7d9b0e7731c6e450f200a8c67529 Signed-off-by: Daniel Boulby <daniel.boulby@arm.com>
show more ...
|
| a4551739 | 25-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1448 from npoushin/npoushin/sgi575-coverity-fixes
npoushin/sgi575 coverity fixes |
| 8e26307d | 01-May-2018 |
Nariman Poushin <nariman.poushin@linaro.org> |
plat/arm: css: Sanitize the input to css_validate_power_state
In the case of the platform max power level being less than the system power level, make sure to not overrun the array of power states.
plat/arm: css: Sanitize the input to css_validate_power_state
In the case of the platform max power level being less than the system power level, make sure to not overrun the array of power states.
This fixes Coverity Scan OVERRUN defect CID 267021.
Change-Id: I52646ab9be2fceeb5c331b5dad7a6267991f4197 Signed-off-by: Nariman Poushin <nariman.poushin@linaro.org>
show more ...
|
| 9b4c611c | 01-May-2018 |
Nariman Poushin <nariman.poushin@linaro.org> |
plat/arm: css: Convert CSS_SYSTEM_PWR_STATE from macro to inline function
This is to fix a number of Coverity Scan DEADCODE defects, CID numbers listed below, as reported from https://scan.coverity.
plat/arm: css: Convert CSS_SYSTEM_PWR_STATE from macro to inline function
This is to fix a number of Coverity Scan DEADCODE defects, CID numbers listed below, as reported from https://scan.coverity.com/projects/arm-software-arm-trusted-firmware
CID 267023 CID 267022 CID 267020
Change-Id: I2963a799b210149e84ccab5c5b9082267ddfe337 Signed-off-by: Nariman Poushin <nariman.poushin@linaro.org>
show more ...
|
| 30fb0d67 | 19-Jun-2018 |
Amit Singh Tomar <amittomer25@gmail.com> |
allwinner: Add BL32 (corresponds to Trusted OS) support
This patch is an attempt to run Trusted OS (OP-TEE OS being one of them) along side BL31 image.
ATF supports multiple SPD's that can take dis
allwinner: Add BL32 (corresponds to Trusted OS) support
This patch is an attempt to run Trusted OS (OP-TEE OS being one of them) along side BL31 image.
ATF supports multiple SPD's that can take dispatcher name (opteed for OP-TEE OS) as an input using the 'SPD=<dispatcher name>' option during bl31 build.
Signed-off-by: Amit Singh Tomar <amittomer25@gmail.com>
show more ...
|
| c125a14e | 22-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1441 from robertovargas-arm/mem_protect_board
Move mem-protect definitions to board specific files |
| ebce735d | 22-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1406 from robertovargas-arm/uuid
Make TF UUID RFC 4122 compliant |
| 9dfd7553 | 22-Jun-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1437 from jeenu-arm/ras-remaining
SDEI dispatch changes to enable RAS use cases |