| 4b3d323a | 03-Nov-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
fix(intel): agilex bitstream pre-authenticate
HSD #15012010816: To add in bitstream pre-authentication checking.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Ia8f1471a674ba169729
fix(intel): agilex bitstream pre-authenticate
HSD #15012010816: To add in bitstream pre-authentication checking.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Ia8f1471a674ba16972927084f5fdc27c4ba93103
show more ...
|
| 7f9e9e4b | 19-Aug-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
fix(intel): mailbox store QSPI ref clk in scratch reg
When HPS requests QSPI controller access the SDM returns the QSPI reference clock frequency. Store the provided reference clock frequency (in kH
fix(intel): mailbox store QSPI ref clk in scratch reg
When HPS requests QSPI controller access the SDM returns the QSPI reference clock frequency. Store the provided reference clock frequency (in kHz) in BOOT_SCRATCH_COLD_0 register (bits [27:0]) as u-boot QSPI driver expects this.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I6b95c19db602387a79ff10abdebbc57abb0c07ff
show more ...
|
| 68ac5fe1 | 06-Oct-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
fix(intel): remove checking on TEMP and VOLT checking for HWMON
Remove high level logic hardware channel checking on HWMON TEMP and VOLT read.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> C
fix(intel): remove checking on TEMP and VOLT checking for HWMON
Remove high level logic hardware channel checking on HWMON TEMP and VOLT read.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I9102b7b4334cb95f0b622c498a6569328f534d42
show more ...
|
| 8de7167e | 20-Sep-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
fix(intel): fix sp_timer0 is not disabled in firewall on Agilex
sp_timer0 is not disabled in firewall on Agilex causing Zephyr is facing issue to access the timer.
Signed-off-by: Jit Loon Lim <jit.
fix(intel): fix sp_timer0 is not disabled in firewall on Agilex
sp_timer0 is not disabled in firewall on Agilex causing Zephyr is facing issue to access the timer.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I0099e200d6c9ca435f46393c6ed9cbe387870af0
show more ...
|
| 3905f571 | 15-Jun-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
feat(intel): setup FPGA interface for Agilex
Enable/Disable FPGA interfaces based on handoff configuration.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I8667f362aa53e7c68723e0db
feat(intel): setup FPGA interface for Agilex
Enable/Disable FPGA interfaces based on handoff configuration.
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: I8667f362aa53e7c68723e0dbd5284844ae39dfb5
show more ...
|
| e6c03890 | 16-Jun-2022 |
Jit Loon Lim <jit.loon.lim@intel.com> |
fix(intel): fix pinmux handoff bug on Agilex
Incorrect number of FPGA pinmux registers was copied from handoff data. This caused pinmux_emac0_usefpga register to always be zero meaning "EMAC0 uses H
fix(intel): fix pinmux handoff bug on Agilex
Incorrect number of FPGA pinmux registers was copied from handoff data. This caused pinmux_emac0_usefpga register to always be zero meaning "EMAC0 uses HPS IO Pins" even if handoff data for this register was one meaning "EMAC0 uses the FPGA Inteface".
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Change-Id: Ia0bd832c61d25f66ef13f39fe28b054cb96af9a1
show more ...
|
| 1a0bf6e1 | 22-Nov-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): fix print out ERROR when encounter SEU_Err
Print out ERROR message when system face encounter SEU_ERR
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <
fix(intel): fix print out ERROR when encounter SEU_Err
Print out ERROR message when system face encounter SEU_ERR
Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I744afbca23b74b164e47472039b5d6fbe5c3c764
show more ...
|
| abef3fe5 | 18-Nov-2022 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
refactor(qemu): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed a
refactor(qemu): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument.
Change-Id: I9d8316914c046f47cdc6875b16649479e82087aa Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| de10522a | 18-Nov-2022 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
refactor(imx8m): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed
refactor(imx8m): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument.
Change-Id: I4b98b6a035abb28c000344f2dbeb3996c69eee61 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 7f3d9eae | 18-Nov-2022 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
refactor(fvp): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as
refactor(fvp): pass platform metadata as a function's argument
Based on the prototype modification of the event_log_measure_and_record function in the previous patch, platform metadata was passed as an argument.
Change-Id: Id1bf59c243c483d7e32152f094c693e95d29fe2b Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 5d599b71 | 01-Apr-2022 |
Jiafei Pan <Jiafei.Pan@nxp.com> |
fix(layerscape): fix nv_storage assert checking
Fix incorrect assert checking.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Ia963bfc053b578f0778ccf06d1dbc2ced4efc266 |
| c45791b2 | 02-Mar-2022 |
Jiafei Pan <Jiafei.Pan@nxp.com> |
fix(layerscape): fix errata a008850
Remove errata a008850 from ls1028a and ls1088a, it should only be feasible for ls1020a, ls1043a and ls1046a.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Chang
fix(layerscape): fix errata a008850
Remove errata a008850 from ls1028a and ls1088a, it should only be feasible for ls1020a, ls1043a and ls1046a.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I8ab84158a2ed6bb15b16d10f8796c3e86fc560a5
show more ...
|
| 8e53b2fa | 01-Jul-2022 |
Sieu Mun Tang <sieu.mun.tang@intel.com> |
fix(intel): fix UART baud rate and clock
Revise the UART baud rate and clock for general platform build, SIMIC build and EMU build.
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id:
fix(intel): fix UART baud rate and clock
Revise the UART baud rate and clock for general platform build, SIMIC build and EMU build.
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I62fefe7b96d5124e75d2810b4fbc1640422b1353
show more ...
|
| db2bf3ac | 16-Nov-2022 |
Leo Yan <leo.yan@linaro.org> |
feat(qemu): increase size of bl2
Increases BL2 size to have room to enable security features (like measurement and TPM).
Signed-off-by: Leo Yan <leo.yan@linaro.org> Change-Id: Iba5e8923e2e154315499
feat(qemu): increase size of bl2
Increases BL2 size to have room to enable security features (like measurement and TPM).
Signed-off-by: Leo Yan <leo.yan@linaro.org> Change-Id: Iba5e8923e2e154315499e9bfce2e0aff0ccc8f95
show more ...
|
| 9bff7ce3 | 16-Nov-2022 |
Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org> |
fix(qemu-sbsa): enable SVE and SME
Commit 337ff4f1dd6604738d79fd3fa275ae74d74256b2 enabled SVE/SME for qemu platform. Let do the same for qemu-sbsa one too.
With this change I can boot Debian 'book
fix(qemu-sbsa): enable SVE and SME
Commit 337ff4f1dd6604738d79fd3fa275ae74d74256b2 enabled SVE/SME for qemu platform. Let do the same for qemu-sbsa one too.
With this change I can boot Debian 'bookworm' installed using Max cpu.
Info from referenced commit:
Starting with QEMU v3.1.0 (Dec 2018), QEMU's TCG emulation engine supports the SVE architecture extension. In QEMU v7.1.0 (Aug 2022) it also gained SME support.
As it stands today, running TF-A under QEMU with "-cpu max" makes Linux hang, because SME and SVE accesses trap to EL3, but are never handled there. This is because the Linux kernel sees the SVE or SME feature bits, and assumes firmware has enabled the feature for lower exception levels. This requirement is described in the Linux kernel booting protocol.
Enable those features in the TF-A build, so that BL31 does the proper EL3 setup to make the feature usable in non-secure world. We check the actual feature bits before accessing SVE or SME registers, so this is safe even for older QEMU version or when not running with -cpu max. As SVE and SME are AArch64 features only, do not enable them when building for AArch32.
Signed-off-by: Marcin Juszkiewicz <marcin.juszkiewicz@linaro.org> Change-Id: I9ea1f91e6b801218d944e8a7d798d5ae568ed59a
show more ...
|
| 590519a8 | 07-Oct-2022 |
HariBabu Gattem <haribabu.gattem@amd.com> |
fix(zynqmp): resolve coverity warnings
Fix for coverity issues in pm_service component. Fixed compilation error for versal platform.
Change-Id: I948f01807e67ad1e41021557e040dcbfb7b3a39e Signed-off-
fix(zynqmp): resolve coverity warnings
Fix for coverity issues in pm_service component. Fixed compilation error for versal platform.
Change-Id: I948f01807e67ad1e41021557e040dcbfb7b3a39e Signed-off-by: HariBabu Gattem <haribabu.gattem@amd.com> Signed-off-by: Naman Patel <naman.patel@amd.com>
show more ...
|
| 621acbd0 | 14-Nov-2022 |
Quentin Schulz <quentin.schulz@theobroma-systems.com> |
fix(rockchip): align fdt buffer on 8 bytes
Since commit 94b2f94bd632 ("feat(libfdt): upgrade libfdt source files"), 8-byte alignment of the FDT address is enforced to follow the DT standard.
Rockch
fix(rockchip): align fdt buffer on 8 bytes
Since commit 94b2f94bd632 ("feat(libfdt): upgrade libfdt source files"), 8-byte alignment of the FDT address is enforced to follow the DT standard.
Rockchip implementation of params_early_setup loads the FDT address as passed by the bootloader into a buffer. This buffer is currently made of uint8_t which means it is not 8-byte aligned and might result in fdt_open_into failing.
Instead, let's make this buffer uint64_t to make it 8-byte aligned.
Cc: Quentin Schulz <foss+tf-a@0leil.net> Signed-off-by: Quentin Schulz <quentin.schulz@theobroma-systems.com> Change-Id: Ifcf0e0cf4000e3661d76d3c3a2fe3921f7fe44b9
show more ...
|
| 981b9dcb | 14-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562259 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| c3170fd8 | 14-Nov-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "stm32mp1-trusted-boot" into integration
* changes: docs(st): update documentation for TRUSTED_BOARD_BOOT fix(build): ensure that the correct rule is called for tools
Merge changes from topic "stm32mp1-trusted-boot" into integration
* changes: docs(st): update documentation for TRUSTED_BOARD_BOOT fix(build): ensure that the correct rule is called for tools feat(stm32mp1): add the platform specific build for tools fix(stm32mp13-fdts): remove secure status feat(stm32mp1-fdts): add CoT and fuse references for authentication feat(stm32mp1): add a check on TRUSTED_BOARD_BOOT with secure chip feat(stm32mp1): add the decryption support feat(stm32mp1): add the TRUSTED_BOARD_BOOT support feat(stm32mp1): update ROM code API for header v2 management feat(stm32mp1): remove unused function from boot API refactor(stm32mp1): remove authentication using STM32 image mode fix(fconf): fix type error displaying disable_auth feat(tbbr): increase PK_DER_LEN size fix(auth): correct sign-compare warning feat(auth): allow to verify PublicKey with platform format PK feat(cert-create): update for ECDSA brainpoolP256r/t1 support feat(stm32mp1): add RNG initialization in BL2 for STM32MP13 feat(st-crypto): remove BL32 HASH driver usage feat(stm32mp1): add a stm32mp crypto library feat(st-crypto): add STM32 RNG driver feat(st-crypto): add AES decrypt/auth by SAES IP feat(st-crypto): add ECDSA signature check with PKA feat(st-crypto): update HASH for new hardware version used in STM32MP13
show more ...
|
| 461d631a | 06-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add the platform specific build for tools
Add cert_create and fiptool specific files to add the platform addons to the generic tools.
Change-Id: Ifa600241cdf32b495cc65edccddab47c379
feat(stm32mp1): add the platform specific build for tools
Add cert_create and fiptool specific files to add the platform addons to the generic tools.
Change-Id: Ifa600241cdf32b495cc65edccddab47c3796b77d Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 54007c37 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add a check on TRUSTED_BOARD_BOOT with secure chip
Add a security check to enforce the usage of TRUSTED_BOARD_BOOT on closed device. It will guarantee the secure bootchain.
Change-I
feat(stm32mp1): add a check on TRUSTED_BOARD_BOOT with secure chip
Add a security check to enforce the usage of TRUSTED_BOARD_BOOT on closed device. It will guarantee the secure bootchain.
Change-Id: Id6120d0e5041e8f2d3866e5710876ec96b6d0216 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| cd791164 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add the decryption support
Add the decryption support for STM32MP1 binaries. Decryption is limited to the BL32 loaded images.
Limitation: STM32MP15 doesn't support the feature.
Cha
feat(stm32mp1): add the decryption support
Add the decryption support for STM32MP1 binaries. Decryption is limited to the BL32 loaded images.
Limitation: STM32MP15 doesn't support the feature.
Change-Id: I96800bac7b22109f8471eb2953fc0dc269fc4fd1 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| beb625f9 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): add the TRUSTED_BOARD_BOOT support
Add the support of the TRUSTED_BOARD_BOOT to authenticate the loaded FIP using platform CoT management. It adds TBB platform definition, redefining
feat(stm32mp1): add the TRUSTED_BOARD_BOOT support
Add the support of the TRUSTED_BOARD_BOOT to authenticate the loaded FIP using platform CoT management. It adds TBB platform definition, redefining the standard image ID in order to decrease requested size in BL2 binary. Authentication will use mbedTLS library for parsing certificate configured with a platform configuration.
Change-Id: I9da66b915c5e9e9293fccfce92bef2434da1e430 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 89c07747 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): update ROM code API for header v2 management
Add the new definition field for authentication used in header V2 on STM32MP13.
Change-Id: Id8f0c2584ca9b74b0d21d82c9a98d286500548c4 Sig
feat(stm32mp1): update ROM code API for header v2 management
Add the new definition field for authentication used in header V2 on STM32MP13.
Change-Id: Id8f0c2584ca9b74b0d21d82c9a98d286500548c4 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| f30034a2 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(stm32mp1): remove unused function from boot API
Remove old library access from ROM library that is no more used.
Change-Id: I9b91f1efd6ff9d311b69ca36f60474f01268c221 Signed-off-by: Lionel Debi
feat(stm32mp1): remove unused function from boot API
Remove old library access from ROM library that is no more used.
Change-Id: I9b91f1efd6ff9d311b69ca36f60474f01268c221 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|