| 1064bc6c | 22-Jan-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "idling-during-subsystem-restart" into integration
* changes: fix(xilinx): add console_flush() before shutdown fix(xilinx): fix sending sgi to linux feat(xilinx): add
Merge changes from topic "idling-during-subsystem-restart" into integration
* changes: fix(xilinx): add console_flush() before shutdown fix(xilinx): fix sending sgi to linux feat(xilinx): add new state to identify cpu power down feat(xilinx): request cpu power down from reset feat(xilinx): power down all cores on receiving cpu pwrdwn req feat(xilinx): add handler for power down req sgi irq feat(xilinx): add wrapper to handle cpu power down req fix(versal-net): use arm common GIC handlers fix(xilinx): rename macros to align with ARM
show more ...
|
| b7e85c7c | 22-Jan-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(versal): extend platform address space sizes" into integration |
| c0bf07e0 | 22-Jan-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "fix(xilinx): deprecate SiP service count query" into integration |
| 8b7dd839 | 12-Jan-2024 |
Xiong Yining <xiongyining1480@phytium.com.cn> |
feat(qemu-sbsa): handle memory information
As a part of removing DeviceTree from EDK2, we move functions to TF-A:
- counting the number of memory nodes - checking NUMA node id - checking the memory
feat(qemu-sbsa): handle memory information
As a part of removing DeviceTree from EDK2, we move functions to TF-A:
- counting the number of memory nodes - checking NUMA node id - checking the memory address
Signed-off-by: Xiong Yining <xiongyining1480@phytium.com.cn> Signed-off-by: Chen Baozi <chenbaozi@phytium.com.cn> Change-Id: Ib7bce3a65c817a5b3bef6c9e0a459c7ce76c7e35
show more ...
|
| 516a98ef | 22-Jul-2023 |
Hieu Nguyen <hieu.nguyen.dn@renesas.com> |
feat(rcar3): update IPL and Secure Monitor Rev.4.0.0
Update the version to match release versioning scheme. No functional change.
Signed-off-by: Hieu Nguyen <hieu.nguyen.dn@renesas.com> Change-Id:
feat(rcar3): update IPL and Secure Monitor Rev.4.0.0
Update the version to match release versioning scheme. No functional change.
Signed-off-by: Hieu Nguyen <hieu.nguyen.dn@renesas.com> Change-Id: Ib481fade925f74dbea1dd2b39c1abfab888379e4
show more ...
|
| 7e06b067 | 12-Jul-2021 |
Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> |
feat(rcar3): add cache operations to boot process
Add cache operations because BL2 disabled MMU at the end of the boot process, but did not clean/invalidate for the cache used by MMU.
Signed-off-by
feat(rcar3): add cache operations to boot process
Add cache operations because BL2 disabled MMU at the end of the boot process, but did not clean/invalidate for the cache used by MMU.
Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: Id4070b46103ca2b50788b3a99f6961a35df24418
show more ...
|
| 5e8c2d8e | 12-Jul-2021 |
Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> |
feat(rcar3): change MMU configurations
Always enable MMU and control access protection.
Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yosh
feat(rcar3): change MMU configurations
Always enable MMU and control access protection.
Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: I4ac997cda2985746b2bf97ab9e4e5ace600f43ca
show more ...
|
| cfa466ab | 12-Jul-2021 |
Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> |
feat(rcar3): enable the stack protection
This commit changes ENABLE_STACK_PROTECTOR value to "strong" for enabling the stack protector by canary.
Signed-off-by: Koichi Yamaguchi <koichi.yamaguchi.z
feat(rcar3): enable the stack protection
This commit changes ENABLE_STACK_PROTECTOR value to "strong" for enabling the stack protector by canary.
Signed-off-by: Koichi Yamaguchi <koichi.yamaguchi.zb@hitachi.com> Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: Ice351d23c98daf12737a5e65cef743035d62dabe
show more ...
|
| 3d43bf55 | 19-Jan-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "cca_dtb" into integration
* changes: feat(arm): add COT_DESC_IN_DTB option for CCA CoT feat(fvp): add CCA CoT in DTB support docs(arm): update TBBR CoT dtsi file name
Merge changes from topic "cca_dtb" into integration
* changes: feat(arm): add COT_DESC_IN_DTB option for CCA CoT feat(fvp): add CCA CoT in DTB support docs(arm): update TBBR CoT dtsi file name in doc feat(dt-bindings): introduce CCA CoT, rename TBBR
show more ...
|
| 51ff56e4 | 19-Jan-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "feat(intel): enable SDMMC frontdoor load for ATF->Linux" into integration |
| b3a7396d | 19-Jan-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes Iaa189c54,I8856b495 into integration
* changes: feat(intel): enable query of fip offset on RSU feat(intel): support query of fip offset using RSU |
| b76a43c9 | 28-Nov-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(arm): add COT_DESC_IN_DTB option for CCA CoT
Add support for BL2 to get the CCA chain of trust description through the Firmware Configuration Framework (FCONF). This makes it possible to export
feat(arm): add COT_DESC_IN_DTB option for CCA CoT
Add support for BL2 to get the CCA chain of trust description through the Firmware Configuration Framework (FCONF). This makes it possible to export the part of the CCA chain of trust enforced by BL2 in BL2's configuration file (TB_FW_CONFIG DTB file). BL2 will parse it when setting up the platform.
This feature can be enabled through the COT_DESC_IN_DTB=1 option. The default behaviour (COT_DESC_IN_DTB=0) remains to hard-code the CCA CoT into BL2 image.
Change-Id: Iec4f623d5e42b7c166beeb3ad6b35d918969f7e2 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 4c79b86e | 10-Jan-2024 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(fvp): add CCA CoT in DTB support
Adding support for CCA CoT in DTB. This makes it possible for BL2 to retrieve its chain of trust description from a configuration file in DTB format. With this,
feat(fvp): add CCA CoT in DTB support
Adding support for CCA CoT in DTB. This makes it possible for BL2 to retrieve its chain of trust description from a configuration file in DTB format. With this, the CoT description may be updated without rebuilding BL2 image. This feature can be enabled by building BL2 with COT_DESC_IN_DTB=1 and COT=cca. The default behaviour remains to embed the CoT description into BL2 image.
Change-Id: I5912aad5ae529281a93a76e6b8f4b89d867445fe Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 1685b420 | 15-Jan-2024 |
Chris Kay <chris.kay@arm.com> |
build: remove the `NM` variable
No part of the build system uses the `NM` variable, which is usually used to dump symbol tables from compiled images. This change removes all declarations of it.
Cha
build: remove the `NM` variable
No part of the build system uses the `NM` variable, which is usually used to dump symbol tables from compiled images. This change removes all declarations of it.
Change-Id: I796ff365e6a7f97d21678f1c8cf8b59bfbb1ae9c Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| 7e387589 | 15-Jan-2024 |
Chris Kay <chris.kay@arm.com> |
build: prefer `gcc-ar` over `ar`
The `gcc-ar` wrapper exists to make it easier to support LTO on some versions of GCC. The two commands are compatible, accepting exactly the same arguments, so this
build: prefer `gcc-ar` over `ar`
The `gcc-ar` wrapper exists to make it easier to support LTO on some versions of GCC. The two commands are compatible, accepting exactly the same arguments, so this change moves us to `gcc-ar` to ensure that we are configuring LTO correctly.
Change-Id: I24a4cfaad29d35b09f847299081f83ca9b41aa8a Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| 781cb314 | 15-Jan-2024 |
Chris Kay <chris.kay@arm.com> |
build: always use the C compiler to preprocess
We're a bit inconsistent about which tool we use to preprocess source files; in some places we use `$(CC) -E` whilst in others we use `cpp`.
This chan
build: always use the C compiler to preprocess
We're a bit inconsistent about which tool we use to preprocess source files; in some places we use `$(CC) -E` whilst in others we use `cpp`.
This change forces all invocations of the C preprocessor to use the first scheme, which ensures that the preprocessor behaves the same way as the C compiler used when compiling C source files.
Change-Id: Iede2f25ff86ea8b43d7a523e32648058d5023832 Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| 2c5c394f | 18-Jan-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "refactor(juno): move plat_def_uuid_config to fiptool" into integration |
| cb0d6b5b | 04-Jan-2024 |
Yann Gautier <yann.gautier@st.com> |
fix(stm32mp2): add missing include
Without #include <plat/common/platform.h>, we have the following warning with sparse: plat/st/stm32mp2/bl2_plat_setup.c:15:6: warning: symbol 'bl2_el3_early_platf
fix(stm32mp2): add missing include
Without #include <plat/common/platform.h>, we have the following warning with sparse: plat/st/stm32mp2/bl2_plat_setup.c:15:6: warning: symbol 'bl2_el3_early_platform_setup' was not declared. Should it be static? plat/st/stm32mp2/bl2_plat_setup.c:23:6: warning: symbol 'bl2_platform_setup' was not declared. Should it be static? plat/st/stm32mp2/bl2_plat_setup.c:27:6: warning: symbol 'bl2_el3_plat_arch_setup' was not declared. Should it be static?
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I18f9265c1eef1f8e8e0eac3d6c37a959e5c9e8b6
show more ...
|
| 3007c728 | 19-Sep-2023 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(st): do not directly call BSEC functions in common code
When STM32MP2 boots on Cortex-M33, the Cortex-A35 do no more have access to BSEC peripheral. New static inline stm32_otp_* wrappers are a
feat(st): do not directly call BSEC functions in common code
When STM32MP2 boots on Cortex-M33, the Cortex-A35 do no more have access to BSEC peripheral. New static inline stm32_otp_* wrappers are added, which just redirect to BSEC functions.
While at it remove a useless bsec.h include.
Change-Id: Ie0f917c02e48acf456634f455dae41805bf6adbf Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>
show more ...
|
| 189db948 | 03-Sep-2021 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(st): use stm32_get_otp_value_from_idx() in BL31
The shadowing of the OTP is done in BL2. As for BL32 on AARCH32 systems, stm32_get_otp_value_from_idx() should also use bsec_read_otp() in BL31.
feat(st): use stm32_get_otp_value_from_idx() in BL31
The shadowing of the OTP is done in BL2. As for BL32 on AARCH32 systems, stm32_get_otp_value_from_idx() should also use bsec_read_otp() in BL31.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: Ib406cfc154339e6d3cde3c925bc6e9416d77b689
show more ...
|
| 9cd784db | 01-Feb-2023 |
Yann Gautier <yann.gautier@foss.st.com> |
refactor(st): update test for closed chip
The function stm32mp_is_closed_device() is replaced with stm32mp_check_closed_device(), which return an uint32_t, either STM32MP_CHIP_SEC_OPEN or STM32MP_CH
refactor(st): update test for closed chip
The function stm32mp_is_closed_device() is replaced with stm32mp_check_closed_device(), which return an uint32_t, either STM32MP_CHIP_SEC_OPEN or STM32MP_CHIP_SEC_CLOSED.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: Ie0790cdc36c4b6522083bc1f0e7c38e8061e6adf
show more ...
|
| c7061045 | 14-Dec-2022 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
refactor(st-bsec): improve BSEC driver
In order to ease the introduction of a new BSEC3 driver for STM32MP25, the BSEC2 driver is reworked. Unused functions are removed. The bsec_base global variabl
refactor(st-bsec): improve BSEC driver
In order to ease the introduction of a new BSEC3 driver for STM32MP25, the BSEC2 driver is reworked. Unused functions are removed. The bsec_base global variable is removed in favor of the macro BSEC_BASE. A rework is also done around function checking the state of BSEC.
Change-Id: I1ad76cb67333ab9a8fa1d65db34d74a712bf1190 Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| b8816d3c | 04-Jan-2024 |
Yann Gautier <yann.gautier@st.com> |
refactor(st): use dashes for BSEC node names
This is something commonly asked by Linux kernel DT maintainers [1]. The mentioned doc is not upstreamed, but may be checked with dtbs_check. While at it
refactor(st): use dashes for BSEC node names
This is something commonly asked by Linux kernel DT maintainers [1]. The mentioned doc is not upstreamed, but may be checked with dtbs_check. While at it align some nodes with Linux or OP-TEE.
[1] https://lore.kernel.org/linux-arm-kernel/20231125184422.12315-1-krzysztof.kozlowski@linaro.org/
Change-Id: I63e983c2a00eda3cd8b81c66c0cd1a97cf8249b7 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 305825b4 | 04-Oct-2023 |
Raymond Mao <raymond.mao@linaro.org> |
feat(qemu): enable transfer list to BL31/32
Enable handoff to BL31 and BL32 using transfer list. Encode TL_TAG_OPTEE_PAGABLE_PART as transfer entry. Fallback to default handoff args when transfer li
feat(qemu): enable transfer list to BL31/32
Enable handoff to BL31 and BL32 using transfer list. Encode TL_TAG_OPTEE_PAGABLE_PART as transfer entry. Fallback to default handoff args when transfer list is disabled or fails to archieve args from transfer entries. Refactor handoff from BL2 to BL33. Minor fixes of comment style.
Change-Id: I55d92ca7f5c4727bacc9725a7216c0ac70d16aec Signed-off-by: Raymond Mao <raymond.mao@linaro.org>
show more ...
|
| 436c66b3 | 17-Jan-2024 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "fix(ti): do not stop non-secure timer on world switch" into integration |