| a02bb36c | 12-Dec-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
feat(tc): introduce an FPGA subvariant and TC3 CPUs
TC is getting an FPGA port alongside the FVP. It is meant to be identical, but the core configurations on TC2 differ (there are 14 in an odd arran
feat(tc): introduce an FPGA subvariant and TC3 CPUs
TC is getting an FPGA port alongside the FVP. It is meant to be identical, but the core configurations on TC2 differ (there are 14 in an odd arrangement).
Introduce these differences and gate them behind a new TARGET_FLAVOUR flag which defaults to FVP for compatibility.
While updating CPUs, it's a good time to do TC3 too. It has different cores in a different configuration again, so it needs different capacity values. Those have been derived using GeekBench 6.0 ST on the FPGA.
Finally GPU and DPU power domains are 1 above the CPUs so make that relative.
In the end, the big/mid/little configurations are: * TC2 FVP: 1/3/4 * TC2 FPGA: 2/3/5/4 (the 3 is a big "min" core) * TC3 both: 2/4/2 (with new capacities)
Co-developed-by: Tintu Thomas <tintu.thomas@arm.com> Co-developed-by: Kshitij Sisodia <kshitij.sisodia@arm.com> Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I3c3a10d6727f5010fd9026a404df27e9262dff6b
show more ...
|
| 62320dc4 | 07-Jul-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
feat(tc): add TC3 platform definitions
TC3 is a little different from TC2:
* new address for its second DRAM bank * new CPUs * a few interrupts have changed * new SCP MHU base address. * utili
feat(tc): add TC3 platform definitions
TC3 is a little different from TC2:
* new address for its second DRAM bank * new CPUs * a few interrupts have changed * new SCP MHU base address. * utility space address (needed for MPAM) is different * no CMN (and therefore cmn-pmu) * the uart clock is different
This requires the dts to be different between revisions for the first time. Introduce a tc_vers.dtsi that includes only definitions for things that are different.
Signed-off-by: Tintu Thomas <tintu.thomas@arm.com> Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I2940d87a69ea93502b7f5a22a539e4b70a63e827
show more ...
|
| 18f754a2 | 14-Dec-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
feat(tc): allow booting from DRAM
In some occasions it is useful to boot with the rest of system (RoS) disabled. With no RoS there's no flash so we need to put images somewhere and that's in the DRA
feat(tc): allow booting from DRAM
In some occasions it is useful to boot with the rest of system (RoS) disabled. With no RoS there's no flash so we need to put images somewhere and that's in the DRAM1 bank. If we want to access it it needs to be mapped to memory.
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I45e0fbb016e8f615d41b6ad9da0d1e7b466ece72
show more ...
|
| d0628728 | 24-Sep-2021 |
Tudor Cretu <tudor.cretu@arm.com> |
feat(tc): add firmware update secure partition
Firmware update is a trusted service secure partition that implements the PSA firmware update specification. It executes in the secure world in total c
feat(tc): add firmware update secure partition
Firmware update is a trusted service secure partition that implements the PSA firmware update specification. It executes in the secure world in total compute platform. To make it fit with Op-tee we need to reduce its available memory.
Also, reserve 4 MB for stmm communication used for firmware update. The firmware update secure partition and u-boot communicates using the stmm communication layer and it needs a dedicated memory region.
Co-developed-by: Sergio Alves <sergio.dasilvalves@arm.com> Co-developed-by: Davidson K <davidson.kumaresan@arm.com> Signed-off-by: Tudor Cretu <tudor.cretu@arm.com> Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I0427549845f6c7650b8ef4e450d387fe9702a847
show more ...
|
| ba197f5f | 11-Apr-2022 |
Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> |
feat(tc): add spmc manifest with trusty sp
Add SPMC manifest with Trusty SP. Define Trusty's load address, vcpu count, memory size.
Co-developed-by: Rupinderjit Singh <rupinderjit.singh@arm.com> Co
feat(tc): add spmc manifest with trusty sp
Add SPMC manifest with Trusty SP. Define Trusty's load address, vcpu count, memory size.
Co-developed-by: Rupinderjit Singh <rupinderjit.singh@arm.com> Co-developed-by: Ben Horgan <ben.horgan@arm.com> Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I1f7d7c1c6a5ef67541097ab04670343282458aeb
show more ...
|
| 3ac3b6b0 | 20-Dec-2023 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(tc): unify all the spmc manifests
The manifests describe the same hardware layout with only the secure partitions being different. Factor it out so it can be shared and only add the VM info
refactor(tc): unify all the spmc manifests
The manifests describe the same hardware layout with only the secure partitions being different. Factor it out so it can be shared and only add the VM information separately.
This has some deliberate side effects: the test configuration gets the full secure memory address space and drops the 0x7000000 region as that was accidentally copied over from the FVP platform and doesn't apply to TC.
Also optee unconditionally gets the smaller mem_size as it's been working fine and simplifies the manifest.
Small touch up is that mem_size-s are now in hex but otherwise the same number.
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: Iea23f9769235eea32afa374952b9a0e4f6d3e9a1
show more ...
|
| 19258a58 | 21-Dec-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
fix(tc): increase BL2 maximum size limit
Increase the size of BL2 to build TC2 with GPT support enabled and a config modification of mbedTLS.
Change-Id: I6d2f466144f2bbffd3387bc40bc86ab733febce1 Si
fix(tc): increase BL2 maximum size limit
Increase the size of BL2 to build TC2 with GPT support enabled and a config modification of mbedTLS.
Change-Id: I6d2f466144f2bbffd3387bc40bc86ab733febce1 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| d2ce6aa0 | 06-Dec-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
fix(tc): guard PSA crypto headers under TF-M test-suite define
The inclusion of PSA crypto headers is specifically required during the building of TF-M test-suite platform tests for TC2. Hence guard
fix(tc): guard PSA crypto headers under TF-M test-suite define
The inclusion of PSA crypto headers is specifically required during the building of TF-M test-suite platform tests for TC2. Hence guarded the inclusion of these headers under the define PLATFORM_TEST_TFM_TESTSUITE.
Change-Id: Ia5dcadb93f308d2248d9768d373a87316ceb983c Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| a8778185 | 18-Oct-2023 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
feat(tc): provide a mock mbedtls-random generation function
Simulated the utilization of an external RNG through the MBEDTLS_PSA_CRYPTO_EXTERNAL_RNG configuration option in mbedTLS. Consequently, an
feat(tc): provide a mock mbedtls-random generation function
Simulated the utilization of an external RNG through the MBEDTLS_PSA_CRYPTO_EXTERNAL_RNG configuration option in mbedTLS. Consequently, an implementation of mbedtls_psa_external_get_random() is provided. Given the absence of actual external RNG support, we provide a mock implementation by utilizing the system counter to fill the the buffer to provide a random number, specifically tailored for the use exclusively within the TF-M testsuite. While this method is not ideal for generating random numbers, alternatives like the 'rand' library function are not feasible due to lack of support in TF-A. Additionally, the architectural 'rand' instruction is not viable, as it is only supported for platforms with Armv8.5-a+ architecture as an optional feature. mbedtls_psa_external_get_random() function comes into play during the exportation of the public portion of the delegated attestation key.
This helps in using mbedTLS-3.4.1 for running the delegated attestation tests on TC platform.
Change-Id: Ifcf4e3231aad93595e00c353a4b0c606c0ef9fc2 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| c5ce48f5 | 17-Jul-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
refactor(tc): move all plat tests in test makefile
Moving all PLATFORM_TESTS into platform test makefile
Change-Id: I31821e9e69d916d12ae4c804df26f07fb523c835 Signed-off-by: Lauren Wehrmeister <laur
refactor(tc): move all plat tests in test makefile
Moving all PLATFORM_TESTS into platform test makefile
Change-Id: I31821e9e69d916d12ae4c804df26f07fb523c835 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 6c91fc44 | 12-Jul-2023 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
fix(spmd): perform G0 interrupt acknowledge and deactivation
Prior to delegating handling of Group0 secure interrupt to platform handler, SPMD framework must acknowledge the highest pending interrup
fix(spmd): perform G0 interrupt acknowledge and deactivation
Prior to delegating handling of Group0 secure interrupt to platform handler, SPMD framework must acknowledge the highest pending interrupt. Moreover, once the platform has handled the interrupt successfully, SPMD must deactivate the interrupt.
The rationale behind this decision is SPMD framework is well suited to perform interrupt management at GIC boundary while the platform handler is well equipped to deal with the device interface related to the interrupt.
This patch also fixes a bug in the error code returned upon invocation of FFA_EL3_INTR_HANDLE from normal world.
Change-Id: If8fef51899e25f966038cc01ec58c84ee25e88eb Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| cb6b7505 | 14-Jul-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
refactor(tc): print RSS interface test PSA status
Adding PSA status to print statement upon failing communication initialization, non-volatile counter, and rotpk read interface calls in platform_tes
refactor(tc): print RSS interface test PSA status
Adding PSA status to print statement upon failing communication initialization, non-volatile counter, and rotpk read interface calls in platform_tests.
Change-Id: Ia949cc2d18e93efb68f663d0c4e5500ca9021a94 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 00b7e0bf | 13-Jun-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
test(tc): test for AP/RSS interface for ROTPK
Adding new test for AP/RSS interface for reading ROTPK for each 3 types of ROTPKs for: CCA, secure, and non-secure firmware.
Enabled by PLATFORM_TEST=r
test(tc): test for AP/RSS interface for ROTPK
Adding new test for AP/RSS interface for reading ROTPK for each 3 types of ROTPKs for: CCA, secure, and non-secure firmware.
Enabled by PLATFORM_TEST=rss-rotpk.
Update to print output when AP/RSS interface platform tests pass to be able to reuse expect script functionality in CI.
Change-Id: Icc50b090e18a272378751fda104d209738b5b70c Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|