| 3888c2d4 | 14-Mar-2020 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
docs: remove uefi-tools in hikey and hikey960
Since uefi-tools isn't used any more in hikey and hikey960, update the documents.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> Change-Id:
docs: remove uefi-tools in hikey and hikey960
Since uefi-tools isn't used any more in hikey and hikey960, update the documents.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> Change-Id: I0843d27610e241d442e58b6cd71967998730a35d
show more ...
|
| 4c9ad0df | 13-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "juno/sgm: Maximize space allocated to SCP_BL2" into integration |
| e820759f | 12-Mar-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Mention COT build option in trusted-board-boot-build.rst" into integration |
| bd2ad929 | 12-Mar-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Update cryptographic algorithms in TBBR doc" into integration |
| d935b951 | 03-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Mention COT build option in trusted-board-boot-build.rst
Since commit 3bff910dc16ad5ed97d470064b25481d3674732b ("Introduce COT build option"), it is now possible to select a different Chain of Trust
Mention COT build option in trusted-board-boot-build.rst
Since commit 3bff910dc16ad5ed97d470064b25481d3674732b ("Introduce COT build option"), it is now possible to select a different Chain of Trust than the TBBR-Client one.
Make a few adjustments in the documentation to reflect that. Also make some minor improvements (fixing typos, better formatting, ...) along the way.
Change-Id: I3bbadc441557e1e13311b6fd053fdab6b10b1ba2 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|
| 316c5cc6 | 03-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Update cryptographic algorithms in TBBR doc
The TBBR documentation has been written along with an early implementation of the code. At that time, the range of supported encryption and hash algorithm
Update cryptographic algorithms in TBBR doc
The TBBR documentation has been written along with an early implementation of the code. At that time, the range of supported encryption and hash algorithms was failry limited. Since then, support for other algorithms has been added in TF-A but the documentation has not been updated.
Instead of listing them all, which would clutter this document while still leaving it at risk of going stale in the future, remove specific references to the original algorithms and point the reader at the relevant comprehensive document for further details.
Change-Id: I29dc50bc1d53b728091a1fbaa1c3970fb999f7d5 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|
| d2737fe1 | 12-Mar-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge changes from topic "mp/enhanced_pal_hw" into integration
* changes: plat/arm/fvp: populate pwr domain descriptor dynamically fconf: Extract topology node properties from HW_CONFIG dtb fc
Merge changes from topic "mp/enhanced_pal_hw" into integration
* changes: plat/arm/fvp: populate pwr domain descriptor dynamically fconf: Extract topology node properties from HW_CONFIG dtb fconf: necessary modifications to support fconf in BL31 & SP_MIN fconf: enhancements to firmware configuration framework
show more ...
|
| ddc93cba | 12-Mar-2020 |
Chris Kay <chris.kay@arm.com> |
juno/sgm: Maximize space allocated to SCP_BL2
To accommodate the increasing size of the SCP_BL2 binary, the base address of the memory region allocated to SCP_BL2 has been moved downwards from its c
juno/sgm: Maximize space allocated to SCP_BL2
To accommodate the increasing size of the SCP_BL2 binary, the base address of the memory region allocated to SCP_BL2 has been moved downwards from its current (mostly) arbitrary address to the beginning of the non-shared trusted SRAM.
Change-Id: I086a3765bf3ea88f45525223d765dc0dbad6b434 Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| baff5dc8 | 12-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "Changelog: Add dualroot CoT entries" into integration |
| 26d1e0c3 | 27-Jan-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
fconf: necessary modifications to support fconf in BL31 & SP_MIN
Necessary infrastructure added to integrate fconf framework in BL31 & SP_MIN. Created few populator() functions which parse HW_CONFIG
fconf: necessary modifications to support fconf in BL31 & SP_MIN
Necessary infrastructure added to integrate fconf framework in BL31 & SP_MIN. Created few populator() functions which parse HW_CONFIG device tree and registered them with fconf framework. Many of the changes are only applicable for fvp platform.
This patch: 1. Adds necessary symbols and sections in BL31, SP_MIN linker script 2. Adds necessary memory map entry for translation in BL31, SP_MIN 3. Creates an abstraction layer for hardware configuration based on fconf framework 4. Adds necessary changes to build flow (makefiles) 5. Minimal callback to read hw_config dtb for capturing properties related to GIC(interrupt-controller node) 6. updates the fconf documentation
Change-Id: Ib6292071f674ef093962b9e8ba0d322b7bf919af Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| f9ea3a62 | 11-Mar-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Fix crash dump for lower EL" into integration |
| 74601490 | 13-Nov-2019 |
Balint Dobszay <balint.dobszay@arm.com> |
CMake buildsystem design document
Change-Id: I9b69f2731b0d43ead4cacfa9844c6137c57f5aec Signed-off-by: Balint Dobszay <balint.dobszay@arm.com> |
| 6a7b3ce7 | 09-Mar-2020 |
Louis Mayencourt <louis.mayencourt@arm.com> |
fconf: Add namespace guidance inside documentation
Change-Id: I50707d1836c7f5e4ef162c00256624a1f278baef Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com> |
| 7f91e592 | 11-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Changelog: Add dualroot CoT entries
Change-Id: I60df17764b5170be6bc932808e8890fe1bb0b50f Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> |
| 46b3003b | 10-Mar-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Necessary fix in drivers to upgrade to mbedtls-2.18.0" into integration |
| 4ebbea95 | 15-Nov-2019 |
Sumit Garg <sumit.garg@linaro.org> |
docs: qemu: Add instructions to boot using FIP image
Update qemu documentation with instructions to boot using FIP image. Also, add option to build TF-A with TBBR and firmware encryption enabled.
S
docs: qemu: Add instructions to boot using FIP image
Update qemu documentation with instructions to boot using FIP image. Also, add option to build TF-A with TBBR and firmware encryption enabled.
Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Change-Id: Ib3af485d413cd595352034c82c2268d7f4cb120a
show more ...
|
| f97062a5 | 15-Nov-2019 |
Sumit Garg <sumit.garg@linaro.org> |
docs: Update docs with firmware encryption feature
Update documentation with optional firmware encryption feature.
Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Change-Id: I26691b18e1ee52a73090
docs: Update docs with firmware encryption feature
Update documentation with optional firmware encryption feature.
Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Change-Id: I26691b18e1ee52a73090954260f26f2865c4e05a
show more ...
|
| 93ee2799 | 06-Mar-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Necessary fix in drivers to upgrade to mbedtls-2.18.0
Include x509.h header file explicitly. Update docs.
Change-Id: If2e52c2cd3056654406b7b6779b67eea5cc04a48 Signed-off-by: Madhukar Pappireddy <ma
Necessary fix in drivers to upgrade to mbedtls-2.18.0
Include x509.h header file explicitly. Update docs.
Change-Id: If2e52c2cd3056654406b7b6779b67eea5cc04a48 Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| b4292bc6 | 03-Mar-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
Fix crash dump for lower EL
This patch provides a fix for incorrect crash dump data for lower EL when TF-A is built with HANDLE_EA_EL3_FIRST=1 option which enables routing of External Aborts and SEr
Fix crash dump for lower EL
This patch provides a fix for incorrect crash dump data for lower EL when TF-A is built with HANDLE_EA_EL3_FIRST=1 option which enables routing of External Aborts and SErrors to EL3.
Change-Id: I9d5e6775e6aad21db5b78362da6c3a3d897df977 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| 7cda17bb | 15-Nov-2019 |
Sumit Garg <sumit.garg@linaro.org> |
drivers: crypto: Add authenticated decryption framework
Add framework for autheticated decryption of data. Currently this patch optionally imports mbedtls library as a backend if build option "DECRY
drivers: crypto: Add authenticated decryption framework
Add framework for autheticated decryption of data. Currently this patch optionally imports mbedtls library as a backend if build option "DECRYPTION_SUPPORT = aes_gcm" is set to perform authenticated decryption using AES-GCM algorithm.
Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Change-Id: I2966f0e79033151012bf4ffc66f484cd949e7271
show more ...
|
| 6e46981f | 03-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "Update pathnames in maintainers.rst file" into integration |
| 51d4e227 | 02-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
doc: Fix variables names in TBBR CoT documentation
In commit 516beb585c23056820a854b12c77a6f62cbc5c8b ("TBB: apply TBBR naming convention to certificates and extensions"), some of the variables used
doc: Fix variables names in TBBR CoT documentation
In commit 516beb585c23056820a854b12c77a6f62cbc5c8b ("TBB: apply TBBR naming convention to certificates and extensions"), some of the variables used in the TBBR chain of trust got renamed but the documentation did not get properly updated everywhere to reflect these changes.
Change-Id: Ie8e2146882c2d3538c5b8c968d1bdaf5ea2a6e53 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|
| 4ebdbc70 | 27-Feb-2020 |
Imre Kis <imre.kis@arm.com> |
Add Cortex-A65/AE to the supported FVP list
Cortex-A65x4 and Cortex-A65AEx8 is now included in the list of the supported Arm Fixed Virtual Platforms.
Signed-off-by: Imre Kis <imre.kis@arm.com> Chan
Add Cortex-A65/AE to the supported FVP list
Cortex-A65x4 and Cortex-A65AEx8 is now included in the list of the supported Arm Fixed Virtual Platforms.
Signed-off-by: Imre Kis <imre.kis@arm.com> Change-Id: Ibfcaec11bc75549d60455e96858d79b679e71e5e
show more ...
|
| ac10c00e | 27-Feb-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "change-log: Add fconf entry" into integration |
| 54895747 | 26-Feb-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Update pathnames in maintainers.rst file
The maintainers.rst file lists files and directories that each contributor looks after in the TF-A source tree. As files and directories move around over tim
Update pathnames in maintainers.rst file
The maintainers.rst file lists files and directories that each contributor looks after in the TF-A source tree. As files and directories move around over time, some pathnames had become invalid. Fix them, either by updating the path if it has just moved, or deleting it altogether if it doesn't seem to exist anymore.
Change-Id: Idb6ff4d8d0b593138d4f555ec206abcf68b0064f Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|