| #
90df040b |
| 15-Nov-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_fmc: fix check_fmc_rif_conf() and its use
Fix check_fmc_rif_conf() so that it correctly returns with success upon controller 0 being secure. Fix the assert by inverting the logic.
Si
drivers: stm32_fmc: fix check_fmc_rif_conf() and its use
Fix check_fmc_rif_conf() so that it correctly returns with success upon controller 0 being secure. Fix the assert by inverting the logic.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Fixes: 778a36bf91d2 ("drivers: add FMC driver with RIF support")
show more ...
|
| #
6e15f946 |
| 14-Nov-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_fmc: use PM_HINT_IS_STATE macro in pm callbacks
Use dedicated PM_HINT_IS_STATE macro in pm callbacks to determine the targeted pm state.
Signed-off-by: Gatien Chevallier <gatien.chev
drivers: stm32_fmc: use PM_HINT_IS_STATE macro in pm callbacks
Use dedicated PM_HINT_IS_STATE macro in pm callbacks to determine the targeted pm state.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
5da989f3 |
| 13-Nov-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_fmc: update and fix CID filtering configuration
The conditions to acquire or release RIF semaphores when applying the CID filtering configuration were incorrect. Add handle_available_
drivers: stm32_fmc: update and fix CID filtering configuration
The conditions to acquire or release RIF semaphores when applying the CID filtering configuration were incorrect. Add handle_available_semaphores() to handle correctly the RIF semaphores. Also remove FMC_NB_MAX_CID_SUPPORTED and use generic MAX_CID_SUPPORTED.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Fixes: 778a36bf91d2 ("drivers: add FMC driver with RIF support")
show more ...
|
| #
b573873c |
| 14-Nov-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_fmc: do not make RIF configuration mandatory
It should not be mandatory to apply a RIF configuration for a FMC. Remove this constraint by allocating a RIF configuration structure only
drivers: stm32_fmc: do not make RIF configuration mandatory
It should not be mandatory to apply a RIF configuration for a FMC. Remove this constraint by allocating a RIF configuration structure only when the "st,protreg" property is present in the device tree to be able to check if it has been allocated later.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
646ad62b |
| 13-Nov-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_rif: update and fix RIF configuration parsing
Fix the parsing of the RIF configuration by using device tree bindings, when necessary. Generalize RIF bit fields and use them when deali
drivers: stm32_rif: update and fix RIF configuration parsing
Fix the parsing of the RIF configuration by using device tree bindings, when necessary. Generalize RIF bit fields and use them when dealing with generic RIF functions. Update drivers that use stm32_rif_parse_cfg() accordingly.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Fixes: 1506f47af917 ("drivers: firewall: add stm32_rif driver for common RIF features")
show more ...
|
| #
778a36bf |
| 27-Mar-2024 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: add FMC driver with RIF support
This driver implements RIF configuration for FMC, which is a RIF aware IP. It means that the FMC driver is in charge of configuring its own RIF restrictions
drivers: add FMC driver with RIF support
This driver implements RIF configuration for FMC, which is a RIF aware IP. It means that the FMC driver is in charge of configuring its own RIF restrictions and that the FMC has dedicated RIF configuration registers.
Additional check on RIF configuration is added for this IP when debug is on.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|