Home
last modified time | relevance | path

Searched refs:usb_writew (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/usb/drv/usb_ecos/newhost/
H A DdrvEHsTest.c103 usb_writew(0x0e00, (void*) (regUTMI+0x10*2)); in issueSE0()
115 usb_writew(0x0, (void*) (regUTMI+0x2c*2)); in issueTestJ()
116 usb_writew(0x0, (void*) (regUTMI+0x2e*2)); in issueTestJ()
129 usb_writew(0x0, (void*) (regUTMI+0x2c*2)); in issueTestK()
130 usb_writew(0x0, (void*) (regUTMI+0x2e*2)); in issueTestK()
142 usb_writew(0x0600, (void*) (regUTMI+0x14*2)); // in issueTestPacket()
143 usb_writew(0x0038, (void*) (regUTMI+0x10*2)); // in issueTestPacket()
144 usb_writew(0x0BFE, (void*) (regUTMI+0x32*2)); // in issueTestPacket()
H A DdrvUSBEntry.c171 usb_writew(0x2084, (void*) (UTMI_base+0x2*2)); in ms_U4_series_usb_init()
172 usb_writew(0x0003, (void*) (UTMI_base+0x20*2)); in ms_U4_series_usb_init()
215 usb_writew(0x10e0, (void*) (UTMI_base+0x22*2)); in ms_U4_series_usb_init()
218 usb_writew(0x1, (void*) (UTMI_base+0x24*2)); in ms_U4_series_usb_init()
459 usb_writew(0x0210, (void*) (UTMI_base+0x2C*2)); // in ms_U4_series_usb_init()
460 usb_writew(0x8100, (void*) (UTMI_base+0x2E*2)); // in ms_U4_series_usb_init()
462 usb_writew(0x0600, (void*) (UTMI_base+0x14*2)); // in ms_U4_series_usb_init()
463 usb_writew(0x0038, (void*) (UTMI_base+0x10*2)); // in ms_U4_series_usb_init()
464 usb_writew(0x0BFE, (void*) (UTMI_base+0x32*2)); // in ms_U4_series_usb_init()
516usb_writew(usb_readw((void*)(KAISERIN_CHIP_TOP_BASE+0x46*2)) | 0xe00, (void*) (KAISERIN_CHIP_TOP_B… in MDrv_Usb_Init()
H A DdrvUSBHwCtl.c437 usb_writew(status, (void*)(regUSBC+0x6*2)); // write 1 clear status in ms_usbc_irq()
475 usb_writew(pUsbc->intEn, (void*)(regUSBC+0x6*2)); // clear interrupt status in ms_init_usbc_intr()
476 usb_writew(pUsbc->intEn, (void*)(regUSBC+0x4*2)); // set interrupt enable in ms_init_usbc_intr()
H A DdrvUSBHwCtl.h101 #define usb_writew(b,addr) ((*(volatile unsigned short *) (addr)) = (b)) macro
/utopia/UTPA2-700.0.x/modules/usb/drv/usb_ecos/usbhost/
H A DdrvEHsTest.c103 usb_writew(0x0e00, (void*) (regUTMI+0x10*2)); in issueSE0()
115 usb_writew(0x0, (void*) (regUTMI+0x2c*2)); in issueTestJ()
116 usb_writew(0x0, (void*) (regUTMI+0x2e*2)); in issueTestJ()
129 usb_writew(0x0, (void*) (regUTMI+0x2c*2)); in issueTestK()
130 usb_writew(0x0, (void*) (regUTMI+0x2e*2)); in issueTestK()
142 usb_writew(0x0600, (void*) (regUTMI+0x14*2)); // in issueTestPacket()
143 usb_writew(0x0038, (void*) (regUTMI+0x10*2)); // in issueTestPacket()
144 usb_writew(0x0BFE, (void*) (regUTMI+0x32*2)); // in issueTestPacket()
H A DdrvUSBEntry.c219 usb_writew(0x2084, (void*) (UTMI_base+0x2*2)); // in U4_series_usb_init()
220 usb_writew(0x0003, (void*) (UTMI_base+0x20*2)); // in U4_series_usb_init()
338 usb_writew(0x0210, (void*) (UTMI_base+0x2C*2)); // in U4_series_usb_init()
339 usb_writew(0x8100, (void*) (UTMI_base+0x2E*2)); // in U4_series_usb_init()
341 usb_writew(0x0600, (void*) (UTMI_base+0x14*2)); // in U4_series_usb_init()
342 usb_writew(0x0038, (void*) (UTMI_base+0x10*2)); // in U4_series_usb_init()
343 usb_writew(0x0BFE, (void*) (UTMI_base+0x32*2)); // in U4_series_usb_init()
406usb_writew(usb_readw((void*)(KAISERIN_CHIP_TOP_BASE+0x46*2)) | 0xe00, (void*) (KAISERIN_CHIP_TOP_B… in MDrv_Usb_Init()
H A DdrvUSBHwCtl.c201 usb_writew(status, (void*)(regUSBC+0x6*2)); // write 1 clear status in usbc_irq()
239 usb_writew(pUsbc->intEn, (void*)(regUSBC+0x6*2)); // clear interrupt status in init_usbc_intr()
240 usb_writew(pUsbc->intEn, (void*)(regUSBC+0x4*2)); // set interrupt enable in init_usbc_intr()
H A DdrvUSBHwCtl.h100 #define usb_writew(b,addr) ((*(volatile unsigned short *) (addr)) = (b)) macro