xref: /utopia/UTPA2-700.0.x/modules/usb/drv/usb_ecos/usbhost/drvUSBHwCtl.c (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi 
79*53ee8cc1Swenshuai.xi #include "MsCommon.h"
80*53ee8cc1Swenshuai.xi #include "drvUSBHwCtl.h"
81*53ee8cc1Swenshuai.xi #include "drvEHCI.h"
82*53ee8cc1Swenshuai.xi #include "drvUSB.h"
83*53ee8cc1Swenshuai.xi 
XBYTE_OR(MS_U32 Addr,MS_U8 offset,MS_U8 val)84*53ee8cc1Swenshuai.xi void XBYTE_OR(MS_U32 Addr, MS_U8 offset, MS_U8 val)
85*53ee8cc1Swenshuai.xi {
86*53ee8cc1Swenshuai.xi     MS_U16 temp;
87*53ee8cc1Swenshuai.xi 
88*53ee8cc1Swenshuai.xi     if (offset & 1)
89*53ee8cc1Swenshuai.xi     {
90*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+(offset-1)*2);
91*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+(offset-1)*2)=(((MS_U16)val)<<8) | (temp );
92*53ee8cc1Swenshuai.xi     }
93*53ee8cc1Swenshuai.xi     else
94*53ee8cc1Swenshuai.xi     {
95*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+offset*2);
96*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+offset*2)=(temp )|val;
97*53ee8cc1Swenshuai.xi      }
98*53ee8cc1Swenshuai.xi }
99*53ee8cc1Swenshuai.xi 
XBYTE_AND(MS_U32 Addr,MS_U8 offset,MS_U8 val)100*53ee8cc1Swenshuai.xi void XBYTE_AND(MS_U32 Addr, MS_U8 offset,MS_U8 val)
101*53ee8cc1Swenshuai.xi {
102*53ee8cc1Swenshuai.xi     MS_U16 temp;
103*53ee8cc1Swenshuai.xi 
104*53ee8cc1Swenshuai.xi     if (offset &1)
105*53ee8cc1Swenshuai.xi     {
106*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+(offset-1)*2);
107*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+(offset-1)*2)=((((MS_U16)val)<<8)|0xff) & (temp );
108*53ee8cc1Swenshuai.xi     }
109*53ee8cc1Swenshuai.xi     else
110*53ee8cc1Swenshuai.xi     {
111*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+offset*2);
112*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+offset*2)=(temp & (0xff00|val) );
113*53ee8cc1Swenshuai.xi 
114*53ee8cc1Swenshuai.xi      }
115*53ee8cc1Swenshuai.xi }
116*53ee8cc1Swenshuai.xi 
XBYTE_SET(MS_U32 Addr,MS_U8 offset,MS_U8 val)117*53ee8cc1Swenshuai.xi void XBYTE_SET(MS_U32 Addr, MS_U8 offset,MS_U8 val)
118*53ee8cc1Swenshuai.xi {
119*53ee8cc1Swenshuai.xi     MS_U16 temp;
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi     if (offset &1)
122*53ee8cc1Swenshuai.xi     {
123*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+(offset-1)*2);
124*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+(offset-1)*2)=((temp & 0x00ff) | (((MS_U16)val)<<8));
125*53ee8cc1Swenshuai.xi     }
126*53ee8cc1Swenshuai.xi     else
127*53ee8cc1Swenshuai.xi     {
128*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+offset*2);
129*53ee8cc1Swenshuai.xi         *(MS_U16 volatile   *)(Addr+offset*2)=((temp & 0xff00) |val );
130*53ee8cc1Swenshuai.xi      }
131*53ee8cc1Swenshuai.xi }
132*53ee8cc1Swenshuai.xi 
XBYTE_READ(MS_U32 Addr,MS_U8 offset)133*53ee8cc1Swenshuai.xi MS_U8 XBYTE_READ(MS_U32 Addr, MS_U8 offset)
134*53ee8cc1Swenshuai.xi {
135*53ee8cc1Swenshuai.xi     MS_U16 temp;
136*53ee8cc1Swenshuai.xi     MS_U8  uRetVal = 0;
137*53ee8cc1Swenshuai.xi 
138*53ee8cc1Swenshuai.xi     if (offset &1)
139*53ee8cc1Swenshuai.xi     {
140*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+(offset-1)*2);
141*53ee8cc1Swenshuai.xi         uRetVal = (MS_U8) (temp >> 8);
142*53ee8cc1Swenshuai.xi     }
143*53ee8cc1Swenshuai.xi     else
144*53ee8cc1Swenshuai.xi     {
145*53ee8cc1Swenshuai.xi         temp=*(MS_U16 volatile   *)(Addr+offset*2);
146*53ee8cc1Swenshuai.xi         uRetVal = (MS_U8) temp;
147*53ee8cc1Swenshuai.xi     }
148*53ee8cc1Swenshuai.xi 
149*53ee8cc1Swenshuai.xi     //diag_printf("XBYTE_READ: Addr: %X, offset: %X, uRetVal: %X\n", Addr, offset, uRetVal);
150*53ee8cc1Swenshuai.xi     return uRetVal;
151*53ee8cc1Swenshuai.xi }
152*53ee8cc1Swenshuai.xi // ------------------------------------------------------------------------
153*53ee8cc1Swenshuai.xi #include "drvEHCI.h"
ResetMstarUsb(struct ehci_hcd * ehci)154*53ee8cc1Swenshuai.xi void ResetMstarUsb(struct ehci_hcd *ehci)
155*53ee8cc1Swenshuai.xi {
156*53ee8cc1Swenshuai.xi     U32 reg_cmd, reg_inten;
157*53ee8cc1Swenshuai.xi 
158*53ee8cc1Swenshuai.xi     reg_inten = ehci_readl((U32)&ehci->regs->intr_enable);
159*53ee8cc1Swenshuai.xi 
160*53ee8cc1Swenshuai.xi     // 20110324: only reset UHC
161*53ee8cc1Swenshuai.xi     // TODO: without UTMI TX/RX reset after K1
162*53ee8cc1Swenshuai.xi     reg_cmd = ehci_readl((U32)&ehci->regs->command);
163*53ee8cc1Swenshuai.xi     ehci_writel(reg_cmd | CMD_RESET, (U32)&ehci->regs->command);
164*53ee8cc1Swenshuai.xi     //MsOS_DelayTask(2);
165*53ee8cc1Swenshuai.xi     while(ehci_readb((U32)&ehci->regs->command) & CMD_RESET); // wait for reset done
166*53ee8cc1Swenshuai.xi 
167*53ee8cc1Swenshuai.xi     // restore UHC register
168*53ee8cc1Swenshuai.xi     ehci_writel (reg_inten, (U32)&ehci->regs->intr_enable);
169*53ee8cc1Swenshuai.xi     ehci_writel (reg_cmd, (U32)&ehci->regs->command);
170*53ee8cc1Swenshuai.xi }
UTMI_ORXBYTE_EX(MS_U8 offset,MS_U8 val,MS_U32 base)171*53ee8cc1Swenshuai.xi void UTMI_ORXBYTE_EX(MS_U8 offset,MS_U8 val, MS_U32 base)
172*53ee8cc1Swenshuai.xi {
173*53ee8cc1Swenshuai.xi     XBYTE_OR(base, offset, val);
174*53ee8cc1Swenshuai.xi }
175*53ee8cc1Swenshuai.xi 
UTMI_ANDXBYTE_EX(MS_U8 offset,MS_U8 val,MS_U32 base)176*53ee8cc1Swenshuai.xi void UTMI_ANDXBYTE_EX(MS_U8 offset,MS_U8 val, MS_U32 base)
177*53ee8cc1Swenshuai.xi {
178*53ee8cc1Swenshuai.xi     XBYTE_AND(base, offset, val);
179*53ee8cc1Swenshuai.xi }
180*53ee8cc1Swenshuai.xi 
UTMI_SETXBYTE_EX(MS_U8 offset,MS_U8 val,MS_U32 base)181*53ee8cc1Swenshuai.xi void UTMI_SETXBYTE_EX(MS_U8 offset,MS_U8 val, MS_U32 base)
182*53ee8cc1Swenshuai.xi {
183*53ee8cc1Swenshuai.xi     XBYTE_SET(base, offset, val);
184*53ee8cc1Swenshuai.xi }
185*53ee8cc1Swenshuai.xi 
UTMI_READXBYTE_EX(MS_U8 offset,MS_U32 base)186*53ee8cc1Swenshuai.xi MS_U8 UTMI_READXBYTE_EX(MS_U8 offset, MS_U32 base)
187*53ee8cc1Swenshuai.xi {
188*53ee8cc1Swenshuai.xi     return XBYTE_READ(base, offset);
189*53ee8cc1Swenshuai.xi }
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi #if USBC_IP_SUPPORT // USBC control
usbc_irq(MS_U32 regUTMI,MS_U32 regUSBC,struct s_UsbcInfo * pUsbc)192*53ee8cc1Swenshuai.xi void usbc_irq(MS_U32 regUTMI, MS_U32 regUSBC, struct s_UsbcInfo *pUsbc)
193*53ee8cc1Swenshuai.xi {
194*53ee8cc1Swenshuai.xi     U16 status, vbus_t;
195*53ee8cc1Swenshuai.xi 
196*53ee8cc1Swenshuai.xi     pUsbc->intSts = status = usb_readw((void*)(regUSBC+0x6*2));
197*53ee8cc1Swenshuai.xi     vbus_t = usb_readw((void*)(regUTMI+0x30*2)) & 0x20;  // bit[5]
198*53ee8cc1Swenshuai.xi     pUsbc->eventType = vbus_t ? 1 : 0;
199*53ee8cc1Swenshuai.xi     diag_printf("<usbc_irq> status change(%x) vbus(%x)\n", status, vbus_t);
200*53ee8cc1Swenshuai.xi     status &= pUsbc->intEn;
201*53ee8cc1Swenshuai.xi     usb_writew(status, (void*)(regUSBC+0x6*2)); // write 1 clear status
202*53ee8cc1Swenshuai.xi     if (status)
203*53ee8cc1Swenshuai.xi         pUsbc->eventFlag = 1;
204*53ee8cc1Swenshuai.xi }
205*53ee8cc1Swenshuai.xi 
206*53ee8cc1Swenshuai.xi extern struct s_ChipUsbHostDef *pCurrentChip;
_usbc_on_intr(InterruptNum eIntNum)207*53ee8cc1Swenshuai.xi void _usbc_on_intr(InterruptNum eIntNum)
208*53ee8cc1Swenshuai.xi {
209*53ee8cc1Swenshuai.xi     struct s_ChipUsbHostDef *pChip = pCurrentChip;
210*53ee8cc1Swenshuai.xi     MS_U8 p;
211*53ee8cc1Swenshuai.xi 
212*53ee8cc1Swenshuai.xi     if (pChip == NULL)
213*53ee8cc1Swenshuai.xi         return;
214*53ee8cc1Swenshuai.xi     MsOS_DisableInterrupt(eIntNum);
215*53ee8cc1Swenshuai.xi     for (p = 0; p < pChip->nRootHub; p++)
216*53ee8cc1Swenshuai.xi     {
217*53ee8cc1Swenshuai.xi         if (eIntNum == pChip->reg[p].usbcIRQ)
218*53ee8cc1Swenshuai.xi             break;
219*53ee8cc1Swenshuai.xi     }
220*53ee8cc1Swenshuai.xi     usbc_irq(pChip->reg[p].baseUTMI, pChip->reg[p].baseUSBC, &pChip->usbc_ip[p]);
221*53ee8cc1Swenshuai.xi     MsOS_EnableInterrupt(eIntNum);
222*53ee8cc1Swenshuai.xi 
223*53ee8cc1Swenshuai.xi }
init_usbc_intr(MS_U8 p)224*53ee8cc1Swenshuai.xi void init_usbc_intr(MS_U8 p)
225*53ee8cc1Swenshuai.xi {
226*53ee8cc1Swenshuai.xi     struct s_ChipUsbHostDef *pChip = pCurrentChip;
227*53ee8cc1Swenshuai.xi     struct s_UsbcInfo *pUsbc = &pChip->usbc_ip[p];
228*53ee8cc1Swenshuai.xi     MS_U8 intNum = pChip->reg[p].usbcIRQ;
229*53ee8cc1Swenshuai.xi     MS_U32 regUSBC = pChip->reg[p].baseUSBC;
230*53ee8cc1Swenshuai.xi 
231*53ee8cc1Swenshuai.xi     pUsbc->portNum = p;
232*53ee8cc1Swenshuai.xi     pUsbc->eventFlag = 0;
233*53ee8cc1Swenshuai.xi     pUsbc->intEn = USBCINTR_VBusValidChange;
234*53ee8cc1Swenshuai.xi     //pUsbc->intEn = USBCINTR_AValidChange; // for testing
235*53ee8cc1Swenshuai.xi     pUsbc->int_pol = 1;
236*53ee8cc1Swenshuai.xi 
237*53ee8cc1Swenshuai.xi     diag_printf("<init_usbc_intr> port: %d, enable %x\n", p, pUsbc->intEn);
238*53ee8cc1Swenshuai.xi     //usb_writeb((pUsbc->int_pol << 2) || usb_readb((void*)(regUSBC+0x2*2)), (void*)(regUSBC+0x2*2)); // set interrupt polarity
239*53ee8cc1Swenshuai.xi     usb_writew(pUsbc->intEn, (void*)(regUSBC+0x6*2)); // clear interrupt status
240*53ee8cc1Swenshuai.xi     usb_writew(pUsbc->intEn, (void*)(regUSBC+0x4*2)); // set interrupt enable
241*53ee8cc1Swenshuai.xi #ifndef  MS_NOSAPI
242*53ee8cc1Swenshuai.xi     MsOS_AttachInterrupt(intNum, _usbc_on_intr);
243*53ee8cc1Swenshuai.xi     MsOS_EnableInterrupt(intNum);
244*53ee8cc1Swenshuai.xi #endif
245*53ee8cc1Swenshuai.xi }
246*53ee8cc1Swenshuai.xi #endif
247