Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_04_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c143 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
183 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
223 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
263 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
303 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x00/*ALL*/, },
343 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
383 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
423 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
463 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
503 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x14/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c143 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
183 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
223 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
263 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
303 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x00/*ALL*/, },
343 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
383 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
423 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
463 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
503 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x14/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c143 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
183 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
223 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
263 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
303 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x00/*ALL*/, },
343 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
383 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
423 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
463 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
503 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x14/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c143 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
183 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
223 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
263 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
303 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x00/*ALL*/, },
343 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x1F/*ALL*/, },
383 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x18/*ALL*/, },
423 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
463 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x15/*ALL*/, },
503 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_04_H), 0x1F, 0x14/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h751 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
H A Dmdrv_dcs_tbl.h852 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h751 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
H A Dmdrv_dcs_tbl.h852 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h751 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
H A Dmdrv_dcs_tbl.h852 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h751 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro
H A Dmdrv_dcs_tbl.h852 #define REG_TC_VE_ENC2_04_H (REG_TC_VE_ENC2_BASE + 0x09) macro