Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_03_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
161 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
162 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
163 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
201 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
202 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x28/*ALL*/, },
203 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x80/*ALL*/, },
241 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
161 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
162 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
163 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
201 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
202 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x28/*ALL*/, },
203 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x80/*ALL*/, },
241 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
161 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
162 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
163 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
201 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
202 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x28/*ALL*/, },
203 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x80/*ALL*/, },
241 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
161 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
162 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
163 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
201 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
202 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x28/*ALL*/, },
203 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x80/*ALL*/, },
241 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x05/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h748 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
H A Dmdrv_dcs_tbl.h849 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h748 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
H A Dmdrv_dcs_tbl.h849 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h748 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
H A Dmdrv_dcs_tbl.h849 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h748 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro
H A Dmdrv_dcs_tbl.h849 #define REG_TC_VE_ENC2_03_L (REG_TC_VE_ENC2_BASE + 0x06) macro