Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC2_02_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
160 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
200 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
240 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
280 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x0D/*ALL*/, },
320 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
360 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
400 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
440 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
480 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
160 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
200 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
240 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
280 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x0D/*ALL*/, },
320 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
360 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
400 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
440 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
480 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
160 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
200 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
240 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
280 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x0D/*ALL*/, },
320 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
360 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
400 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
440 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
480 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
160 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
200 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
240 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
280 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x0D/*ALL*/, },
320 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
360 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x05/*ALL*/, },
400 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
440 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
480 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x08/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h747 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
H A Dmdrv_dcs_tbl.h848 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h747 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
H A Dmdrv_dcs_tbl.h848 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h747 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
H A Dmdrv_dcs_tbl.h848 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h747 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro
H A Dmdrv_dcs_tbl.h848 #define REG_TC_VE_ENC2_02_H (REG_TC_VE_ENC2_BASE + 0x05) macro