Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7E_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
154 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
194 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
234 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
274 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
314 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
354 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
394 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
434 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
474 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
154 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
194 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
234 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
274 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
314 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
354 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
394 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
434 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
474 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
154 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
194 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
234 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
274 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
314 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
354 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
394 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
434 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
474 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
154 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
194 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
234 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
274 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
314 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
354 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
394 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
434 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
474 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h737 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC) macro
H A Dmdrv_dcs_tbl.h837 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h737 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC) macro
H A Dmdrv_dcs_tbl.h837 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h737 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC) macro
H A Dmdrv_dcs_tbl.h837 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h737 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC) macro
H A Dmdrv_dcs_tbl.h837 #define REG_TC_VE_ENC1_7E_L (REG_TC_VE_ENC1_BASE + 0xFC)