Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7D_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c144 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
184 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
224 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
264 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
304 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
344 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
384 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
424 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
464 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
504 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c144 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
184 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
224 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
264 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
304 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
344 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
384 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
424 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
464 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
504 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c144 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
184 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
224 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
264 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
304 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
344 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
384 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
424 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
464 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
504 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c144 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
184 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
224 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
264 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
304 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
344 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
384 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
424 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x00/*ALL*/, },
464 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
504 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7D_H), 0x02, 0x02/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h736 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB) macro
H A Dmdrv_dcs_tbl.h836 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h736 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB) macro
H A Dmdrv_dcs_tbl.h836 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h736 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB) macro
H A Dmdrv_dcs_tbl.h836 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h736 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB) macro
H A Dmdrv_dcs_tbl.h836 #define REG_TC_VE_ENC1_7D_H (REG_TC_VE_ENC1_BASE + 0xFB)