Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_7A_L (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c129 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
169 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
209 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
249 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
289 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xB8/*ALL*/, },
329 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
369 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
409 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
449 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
489 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c129 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
169 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
209 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
249 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
289 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xB8/*ALL*/, },
329 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
369 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
409 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
449 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
489 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c129 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
169 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
209 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
249 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
289 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xB8/*ALL*/, },
329 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
369 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
409 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
449 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
489 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c129 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
169 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
209 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
249 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xF8/*ALL*/, },
289 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xB8/*ALL*/, },
329 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
369 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0x00/*ALL*/, },
409 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
449 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xFE/*ALL*/, },
489 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7A_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h729 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4) macro
H A Dmdrv_dcs_tbl.h829 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h729 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4) macro
H A Dmdrv_dcs_tbl.h829 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h729 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4) macro
H A Dmdrv_dcs_tbl.h829 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h729 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4) macro
H A Dmdrv_dcs_tbl.h829 #define REG_TC_VE_ENC1_7A_L (REG_TC_VE_ENC1_BASE + 0xF4)