Home
last modified time | relevance | path

Searched refs:REG_TC_VE_ENC1_78_H (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c125 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
165 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
205 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
245 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
285 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x24/*ALL*/, },
325 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
365 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
405 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
445 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
485 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c125 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
165 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
205 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
245 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
285 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x24/*ALL*/, },
325 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
365 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
405 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
445 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
485 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c125 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
165 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
205 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
245 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
285 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x24/*ALL*/, },
325 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
365 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
405 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
445 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
485 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c125 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
165 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
205 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
245 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
285 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x24/*ALL*/, },
325 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1B/*ALL*/, },
365 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x19/*ALL*/, },
405 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
445 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x1C/*ALL*/, },
485 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_78_H), 0x3F, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h726 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1) macro
H A Dmdrv_dcs_tbl.h826 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1)
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h726 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1) macro
H A Dmdrv_dcs_tbl.h826 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1)
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h726 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1) macro
H A Dmdrv_dcs_tbl.h826 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1)
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h726 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1) macro
H A Dmdrv_dcs_tbl.h826 #define REG_TC_VE_ENC1_78_H (REG_TC_VE_ENC1_BASE + 0xF1)