Home
last modified time | relevance | path

Searched refs:REG_CKG_S2_MGCLK (Results 1 – 15 of 15) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_xc_chip_config.h776 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h775 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h781 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h952 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h946 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
H A Dmhal_xc_chip_config.h.0945 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 )
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_xc_chip_config.h822 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_xc_chip_config.h936 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_xc_chip_config.h891 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_xc_chip_config.h948 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_xc_chip_config.h885 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_xc_chip_config.h953 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_xc_chip_config.h940 #define REG_CKG_S2_MGCLK (REG_CLKGEN2_BASE + 0x82 ) macro
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmvideo.c1292 MDrv_WriteRegBit(REG_CKG_S2_MGCLK, DISABLE, CKG_S2_MGCLK_INVERT); // Not Invert in _MApi_XC_Init_WithoutCreateMutex()
1293 MDrv_WriteRegBit(REG_CKG_S2_MGCLK, DISABLE, CKG_S2_MGCLK_GATED); in _MApi_XC_Init_WithoutCreateMutex()
H A Dmvideo.c.01289 MDrv_WriteRegBit(REG_CKG_S2_MGCLK, DISABLE, CKG_S2_MGCLK_INVERT); // Not Invert
1290 MDrv_WriteRegBit(REG_CKG_S2_MGCLK, DISABLE, CKG_S2_MGCLK_GATED);