| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_offline.c | 245 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 247 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 264 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 266 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 292 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 294 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 503 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 518 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_offline.c | 245 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 247 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 264 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 266 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 292 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 294 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 530 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 543 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 543 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 543 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 543 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 298 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 300 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 543 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_offline.c | 251 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 253 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_AV() 270 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 272 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToSog_YUV() 295 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_XC_SetOffLineToHv() 297 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_XC_SetOffLineToHv() 540 MDrv_WriteByte(REG_ADC_ATOP_3C_L, (MDrv_ReadByte(REG_ADC_ATOP_3C_L) & 0xe0) | u8BW); in Hal_XC_SetOffLineSogBW()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_adc_atop.h | 225 #define REG_ADC_ATOP_3C_L (REG_ADC_ATOP_BASE + 0x78) macro
|
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_adc.c | 2583 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration() 2588 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_adc.c | 2583 W2BYTEMSK(REG_ADC_ATOP_3C_L, 0, BIT(13) ); in Hal_ADC_set_SoG_Calibration() 2588 W2BYTEMSK(REG_ADC_ATOP_3C_L, BIT(13), BIT(13) ); in Hal_ADC_set_SoG_Calibration()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | mhal_adctbl.c | 45 { DRV_ADC_REG(REG_ADC_ATOP_3C_L), 0x1F, 0x00, 0x00/*All*/, },
|