Home
last modified time | relevance | path

Searched refs:NI_NSK2_RESET_DISABLE (Results 1 – 10 of 10) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DhalNSK2.c899 NI_REG(REG_NI_NSK2_CTRL) &= (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_Exit()
930 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_ColdReset()
937 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_ColdReset()
963 if(u32Data & NI_NSK2_RESET_DISABLE) in HAL_NSK2_EndSubtest()
966 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_EndSubtest()
2364 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2403 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2436 NI_REG(REG_NI_NSK2_CTRL) = NI_REG(REG_NI_NSK2_CTRL) & (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_GetRNGThroughPut()
3130 NI_REG(REG_NI_NSK2_CTRL) |= (NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
3136 NI_REG(REG_NI_NSK2_CTRL) &= ~(NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
H A DregNSK2.h192 #define NI_NSK2_RESET_DISABLE __BITF macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DhalNSK2.c884 NI_REG(REG_NI_NSK2_CTRL) &= (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_Exit()
915 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_ColdReset()
922 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_ColdReset()
948 if(u32Data & NI_NSK2_RESET_DISABLE) in HAL_NSK2_EndSubtest()
951 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_EndSubtest()
2342 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2381 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2414 NI_REG(REG_NI_NSK2_CTRL) = NI_REG(REG_NI_NSK2_CTRL) & (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_GetRNGThroughPut()
3114 NI_REG(REG_NI_NSK2_CTRL) |= (NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
3120 NI_REG(REG_NI_NSK2_CTRL) &= ~(NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
H A DregNSK2.h191 #define NI_NSK2_RESET_DISABLE __BITF macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DhalNSK2.c899 NI_REG(REG_NI_NSK2_CTRL) &= (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_Exit()
930 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_ColdReset()
937 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_ColdReset()
963 if(u32Data & NI_NSK2_RESET_DISABLE) in HAL_NSK2_EndSubtest()
966 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_EndSubtest()
2361 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2400 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2433 NI_REG(REG_NI_NSK2_CTRL) = NI_REG(REG_NI_NSK2_CTRL) & (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_GetRNGThroughPut()
3127 NI_REG(REG_NI_NSK2_CTRL) |= (NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
3133 NI_REG(REG_NI_NSK2_CTRL) &= ~(NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
H A DregNSK2.h192 #define NI_NSK2_RESET_DISABLE __BITF macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DhalNSK2.c899 NI_REG(REG_NI_NSK2_CTRL) &= (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_Exit()
930 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_ColdReset()
937 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_ColdReset()
963 if(u32Data & NI_NSK2_RESET_DISABLE) in HAL_NSK2_EndSubtest()
966 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_EndSubtest()
2366 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2405 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2438 NI_REG(REG_NI_NSK2_CTRL) = NI_REG(REG_NI_NSK2_CTRL) & (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_GetRNGThroughPut()
3132 NI_REG(REG_NI_NSK2_CTRL) |= (NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
3138 NI_REG(REG_NI_NSK2_CTRL) &= ~(NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE); in HAL_NSK2_CtrlClk()
H A DregNSK2.h192 #define NI_NSK2_RESET_DISABLE __BITF macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/curry/nsk2/
H A DhalNSK2.c857 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_Init()
902 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_ColdReset()
909 …NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_TS2NSK_ENABLE | NI_NSK2_CLK_ENABLE | NI_NSK2_RESET_DISABLE; in HAL_NSK2_ColdReset()
935 if(u32Data & NI_NSK2_RESET_DISABLE) in HAL_NSK2_EndSubtest()
938 NI_REG(REG_NI_NSK2_CTRL) = (u32Data & (~NI_NSK2_RESET_DISABLE)); in HAL_NSK2_EndSubtest()
2403 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2442 NI_REG(REG_NI_NSK2_CTRL) = u32Data | NI_NSK2_RESET_DISABLE | NI_NSK2_CLK_ENABLE; in HAL_NSK2_ClockTest()
2475 NI_REG(REG_NI_NSK2_CTRL) = NI_REG(REG_NI_NSK2_CTRL) & (~NI_NSK2_RESET_DISABLE); in HAL_NSK2_GetRNGThroughPut()
H A DregNSK2.h190 #define NI_NSK2_RESET_DISABLE __BITF macro