Home
last modified time | relevance | path

Searched refs:MULTI_CH_INPUT_DLY_DRAM_SIZE (Results 1 – 18 of 18) sorted by relevance

/utopia/UTPA2-700.0.x/modules/audio/hal/k6/audio/
H A Daudio_comm2.h139 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
686 #if(MULTI_CH_INPUT_DLY_DRAM_SIZE>0)
688 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…
H A Dddr_config.h89 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x00000 // 6ch (256 ms), can be adjusted by re… macro
/utopia/UTPA2-700.0.x/modules/audio/hal/kano/audio/
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
711 #if(MULTI_CH_INPUT_DLY_DRAM_SIZE>0)
713 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE) …
H A Dddr_config.h89 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x00000 // 6ch (256 ms), can be adjusted by re… macro
/utopia/UTPA2-700.0.x/modules/audio/hal/k6lite/audio/
H A Daudio_comm2.h147 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
750 #if(MULTI_CH_INPUT_DLY_DRAM_SIZE>0)
752 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE) …
H A Dddr_config.h77 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x00000 // 6ch (256 ms), can be adjusted by r… macro
/utopia/UTPA2-700.0.x/modules/audio/hal/maxim/audio/
H A Daudio_comm2.h153 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
905 #if(MULTI_CH_INPUT_DLY_DRAM_SIZE>0)
907 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE) …
H A Dddr_config.h51 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x00000 // 6ch (128 ms), can be adjusted by re… macro
/utopia/UTPA2-700.0.x/modules/audio/hal/M7821/audio/
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
841 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…
H A Dddr_config.h51 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x1B000 // 6ch (128 ms), can be adjusted by re… macro
/utopia/UTPA2-700.0.x/modules/audio/hal/maserati/audio/
H A Dddr_config.h51 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x1B000 // 6ch (128 ms), can be adjusted by re… macro
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
875 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…
/utopia/UTPA2-700.0.x/modules/audio/hal/M7621/audio/
H A Dddr_config.h51 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x1B000 // 6ch (128 ms), can be adjusted by re… macro
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
857 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…
/utopia/UTPA2-700.0.x/modules/audio/hal/mustang/audio/
H A Dddr_config.h95 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x6C000 // 6ch (512 ms), can be adjusted by re… macro
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
863 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…
/utopia/UTPA2-700.0.x/modules/audio/hal/macan/audio/
H A Dddr_config.h95 …#define MULTI_CH_INPUT_DLY_DRAM_SIZE 0x6C000 // 6ch (512 ms), can be adjusted by re… macro
H A Daudio_comm2.h146 …#define MULTI_CH_INPUT_DLY_UPPER_BOUND ((MULTI_CH_INPUT_DLY_DRAM_SIZE/MULTI_CH_INPUT_DELAY_ST…
866 ….const DSP2_MULTI_CH_INPUT_DLY_DRAM_SIZE = ((MULTI_CH_INPUT_DLY_DRAM_SIZE / BYTES_IN_MIU_LINE…