Home
last modified time | relevance | path

Searched refs:DRV_MACROVISION_REG (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/
H A Dmdrv_macrovision_tbl.c114 { DRV_MACROVISION_REG(REG_TC_VE_ENC1_7E_L), 0x01, 0x00/*ALL*/, },
115 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0x3F, 0x1D/*ALL*/, },
116 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_L), 0xC0, 0x40/*ALL*/, },
117 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_01_H), 0x0F, 0x04/*ALL*/, },
118 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0x3F, 0x25/*ALL*/, },
119 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_L), 0xC0, 0x40/*ALL*/, },
120 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_02_H), 0x0F, 0x04/*ALL*/, },
121 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x07, 0x01/*ALL*/, },
122 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0x38, 0x38/*ALL*/, },
123 { DRV_MACROVISION_REG(REG_TC_VE_ENC2_03_L), 0xC0, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/ve/hal/k6lite/ve/include/
H A Dmdrv_macrovision_tbl.h110 #define DRV_MACROVISION_REG(reg) ((reg>>8)&0xFF), (reg&0xFF) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/curry/ve/include/
H A Dmdrv_macrovision_tbl.h110 #define DRV_MACROVISION_REG(reg) ((reg>>8)&0xFF), (reg&0xFF) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/kano/ve/include/
H A Dmdrv_macrovision_tbl.h110 #define DRV_MACROVISION_REG(reg) ((reg>>8)&0xFF), (reg&0xFF) macro
/utopia/UTPA2-700.0.x/modules/ve/hal/k6/ve/include/
H A Dmdrv_macrovision_tbl.h110 #define DRV_MACROVISION_REG(reg) ((reg>>8)&0xFF), (reg&0xFF) macro