Home
last modified time | relevance | path

Searched refs:CKG_SC1_ODCLK_INVERT (Results 1 – 13 of 13) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h224 #define CKG_SC1_ODCLK_INVERT BIT(9) macro
H A DhalPNL.c717 … W2BYTEMSK(REG_CKG_SC1_ODCLK, DISABLE, CKG_SC1_ODCLK_INVERT); // clock not invert in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h224 #define CKG_SC1_ODCLK_INVERT BIT(9) macro
H A DhalPNL.c717 … W2BYTEMSK(REG_CKG_SC1_ODCLK, DISABLE, CKG_SC1_ODCLK_INVERT); // clock not invert in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h224 #define CKG_SC1_ODCLK_INVERT BIT(9) macro
H A DhalPNL.c717 … W2BYTEMSK(REG_CKG_SC1_ODCLK, DISABLE, CKG_SC1_ODCLK_INVERT); // clock not invert in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h224 #define CKG_SC1_ODCLK_INVERT BIT(9) macro
H A DhalPNL.c717 … W2BYTEMSK(REG_CKG_SC1_ODCLK, DISABLE, CKG_SC1_ODCLK_INVERT); // clock not invert in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h835 #define CKG_SC1_ODCLK_INVERT BIT(1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h841 #define CKG_SC1_ODCLK_INVERT BIT(1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h834 #define CKG_SC1_ODCLK_INVERT BIT(1) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h828 #define CKG_SC1_ODCLK_INVERT BIT(1) macro
H A Dmhal_xc_chip_config.h.0827 #define CKG_SC1_ODCLK_INVERT BIT(1)