Home
last modified time | relevance | path

Searched refs:CKG_SC1_ODCLK_13M (Results 1 – 13 of 13) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h226 #define CKG_SC1_ODCLK_13M (0 << 10) macro
H A DhalPNL.c716 W2BYTEMSK(REG_CKG_SC1_ODCLK, CKG_SC1_ODCLK_13M, CKG_SC1_ODCLK_MASK); // select 13.5M in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h226 #define CKG_SC1_ODCLK_13M (0 << 10) macro
H A DhalPNL.c716 W2BYTEMSK(REG_CKG_SC1_ODCLK, CKG_SC1_ODCLK_13M, CKG_SC1_ODCLK_MASK); // select 13.5M in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h226 #define CKG_SC1_ODCLK_13M (0 << 10) macro
H A DhalPNL.c716 W2BYTEMSK(REG_CKG_SC1_ODCLK, CKG_SC1_ODCLK_13M, CKG_SC1_ODCLK_MASK); // select 13.5M in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h226 #define CKG_SC1_ODCLK_13M (0 << 10) macro
H A DhalPNL.c716 W2BYTEMSK(REG_CKG_SC1_ODCLK, CKG_SC1_ODCLK_13M, CKG_SC1_ODCLK_MASK); // select 13.5M in MHal_PNL_Init_XC_Clk()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h837 #define CKG_SC1_ODCLK_13M (0 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h843 #define CKG_SC1_ODCLK_13M (0 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h836 #define CKG_SC1_ODCLK_13M (0 << 2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h830 #define CKG_SC1_ODCLK_13M (0 << 2) macro
H A Dmhal_xc_chip_config.h.0829 #define CKG_SC1_ODCLK_13M (0 << 2)