Home
last modified time | relevance | path

Searched refs:sw_dec_out_dis (Results 1 – 14 of 14) sorted by relevance

/rockchip-linux_mpp/mpp/hal/vpu/h263d/
H A Dhal_h263d_vdpu1_reg.h74 RK_U32 sw_dec_out_dis : 1; member
H A Dhal_h263d_vdpu2_reg.h94 RK_U32 sw_dec_out_dis : 1; member
/rockchip-linux_mpp/mpp/hal/vpu/mpg4d/
H A Dhal_m4vd_vdpu1_reg.h75 RK_U32 sw_dec_out_dis : 1; member
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu1_reg.h76 RK_U32 sw_dec_out_dis : 1; member
H A Dhal_h264d_vdpu1.c355 p_regs->SwReg03.sw_dec_out_dis = 0; in vdpu1_set_vlc_regs()
679 p_regs->SwReg03.sw_dec_out_dis = 0; /* set defalut 0 */ in vdpu1_set_asic_regs()
/rockchip-linux_mpp/mpp/hal/vpu/vp8d/
H A Dhal_vp8d_vdpu1_reg.h89 RK_U32 sw_dec_out_dis : 1; member
H A Dhal_vp8d_vdpu2_reg.h104 RK_U32 sw_dec_out_dis : 1; member
H A Dhal_vp8d_vdpu2.c191 reg->reg57_enable_ctrl.sw_dec_out_dis = 0; in hal_vp8_init_hwcfg()
H A Dhal_vp8d_vdpu1.c187 reg->reg3.sw_dec_out_dis = 0; in hal_vp8_init_hwcfg()
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu1.c575 regs->reg3.sw_dec_out_dis = 1; in jpegd_setup_pp()
591 regs->reg3.sw_dec_out_dis = 0; in jpegd_setup_pp()
656 reg->reg3.sw_dec_out_dis = 0; in jpegd_gen_regs()
H A Dhal_jpegd_vdpu2.c595 reg->reg57_enable_ctrl.sw_dec_out_dis = 1; in jpegd_setup_pp()
611 reg->reg57_enable_ctrl.sw_dec_out_dis = 0; in jpegd_setup_pp()
646 reg->reg57_enable_ctrl.sw_dec_out_dis = 0; in jpegd_gen_regs()
H A Dhal_jpegd_vdpu1_reg.h294 RK_U32 sw_dec_out_dis : 1; member
H A Dhal_jpegd_vdpu2_reg.h283 RK_U32 sw_dec_out_dis : 1; member
/rockchip-linux_mpp/mpp/hal/vpu/av1d/
H A Dhal_av1d_vdpu_reg.h1591 RK_U32 sw_dec_out_dis : 1; member