Home
last modified time | relevance | path

Searched refs:reg15 (Results 1 – 19 of 19) sorted by relevance

/rockchip-linux_mpp/mpp/vproc/vdpp/
H A Dvdpp_common.c742 dmsr->reg15.sw_dmsr_diff_coring_wgt0 = p_dmsr_param->dmsr_diff_core_wgt0; in set_dmsr_to_vdpp_reg()
743 dmsr->reg15.sw_dmsr_diff_coring_wgt1 = p_dmsr_param->dmsr_diff_core_wgt1; in set_dmsr_to_vdpp_reg()
744 dmsr->reg15.sw_dmsr_diff_coring_wgt2 = p_dmsr_param->dmsr_diff_core_wgt2; in set_dmsr_to_vdpp_reg()
911 zme->common.reg15.cbcr_dering_sen0 = zme_params->zme_dering_sen_0; in set_zme_to_vdpp_reg()
912 zme->common.reg15.cbcr_dering_sen1 = zme_params->zme_dering_sen_1; in set_zme_to_vdpp_reg()
913 zme->common.reg15.cbcr_dering_alpha = zme_params->zme_dering_blend_alpha; in set_zme_to_vdpp_reg()
914 zme->common.reg15.cbcr_dering_delta = zme_params->zme_dering_blend_beta; in set_zme_to_vdpp_reg()
H A Dvdpp_reg.h129 } reg15; // 0x003C member
H A Dvdpp.c81 … dst_reg->common.reg15.sw_vdpp_dst_pic_width = src_params->dst_width + dst_right_redundant - 1; in vdpp_params_to_reg()
82 dst_reg->common.reg15.sw_vdpp_dst_right_redundant = dst_right_redundant; in vdpp_params_to_reg()
83 dst_reg->common.reg15.sw_vdpp_dst_pic_height = src_params->dst_height - 1; in vdpp_params_to_reg()
H A Dvdpp_common.h145 } reg15; /* 0x00BC */ member
338 } reg15; /* 0x003c */ member
682 } reg15; /* 0x023c */ member
1026 } reg15; /* 0x043c */ member
1370 } reg15; /* 0x063c */ member
1740 } reg15; /* 0x083C */ member
H A Dvdpp2_reg.h151 } reg15; // 0x003C member
323 } reg15; // 0x013C member
483 } reg15; // 0x023C member
H A Dvdpp2.c491 dst_reg->es.reg15.wgt_decay = p_es_param->es_iWgtDecay; in set_es_to_vdpp2_reg()
492 dst_reg->es.reg15.wgt_gain = p_es_param->es_iWgtGain; in set_es_to_vdpp2_reg()
670 dst_reg->sharp.reg15.sw_peaking0_idx_p2 = peaking_ctrl_idx_P2[0]; in set_shp_to_vdpp2_reg()
671 dst_reg->sharp.reg15.sw_peaking0_idx_p3 = peaking_ctrl_idx_P3[0]; in set_shp_to_vdpp2_reg()
1143 … dst_reg->common.reg15.sw_vdpp_dst_pic_width = src_params->dst_width + dst_right_redundant - 1; in vdpp2_params_to_reg()
1144 dst_reg->common.reg15.sw_vdpp_dst_right_redundant = dst_right_redundant; in vdpp2_params_to_reg()
1145 dst_reg->common.reg15.sw_vdpp_dst_pic_height = src_params->dst_height - 1; in vdpp2_params_to_reg()
/rockchip-linux_mpp/mpp/hal/rkdec/avs2d/
H A Dhal_avs2d_vdpu383.c772 rd_cfg.reg = &regs->ctrl_regs.reg15; in hal_avs2d_vdpu383_start()
773 rd_cfg.size = sizeof(regs->ctrl_regs.reg15); in hal_avs2d_vdpu383_start()
917 if ((!regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in hal_avs2d_vdpu383_wait()
918 regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in hal_avs2d_vdpu383_wait()
919 regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in hal_avs2d_vdpu383_wait()
920 regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in hal_avs2d_vdpu383_wait()
921 regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in hal_avs2d_vdpu383_wait()
922 regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in hal_avs2d_vdpu383_wait()
923 regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) in hal_avs2d_vdpu383_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/h264d/
H A Dhal_h264d_vdpu384a.c924 rd_cfg.reg = &regs->ctrl_regs.reg15; in vdpu384a_h264d_start()
925 rd_cfg.size = sizeof(regs->ctrl_regs.reg15); in vdpu384a_h264d_start()
975 if ((!p_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in vdpu384a_h264d_wait()
976 p_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in vdpu384a_h264d_wait()
977 p_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in vdpu384a_h264d_wait()
978 p_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in vdpu384a_h264d_wait()
979 p_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in vdpu384a_h264d_wait()
980 p_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in vdpu384a_h264d_wait()
981 p_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) in vdpu384a_h264d_wait()
H A Dhal_h264d_vdpu383.c978 rd_cfg.reg = &regs->ctrl_regs.reg15; in vdpu383_h264d_start()
979 rd_cfg.size = sizeof(regs->ctrl_regs.reg15); in vdpu383_h264d_start()
1029 if ((!p_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in vdpu383_h264d_wait()
1030 p_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in vdpu383_h264d_wait()
1031 p_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in vdpu383_h264d_wait()
1032 p_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in vdpu383_h264d_wait()
1033 p_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in vdpu383_h264d_wait()
1034 p_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in vdpu383_h264d_wait()
1035 p_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) in vdpu383_h264d_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/vp9d/
H A Dhal_vp9d_vdpu383.c1184 rd_cfg.reg = &hw_regs->ctrl_regs.reg15; in hal_vp9d_vdpu383_start()
1185 rd_cfg.size = sizeof(hw_regs->ctrl_regs.reg15); in hal_vp9d_vdpu383_start()
1270 (!hw_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in hal_vp9d_vdpu383_wait()
1271 hw_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in hal_vp9d_vdpu383_wait()
1272 hw_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in hal_vp9d_vdpu383_wait()
1273 hw_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in hal_vp9d_vdpu383_wait()
1274 hw_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in hal_vp9d_vdpu383_wait()
1275 hw_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in hal_vp9d_vdpu383_wait()
1276 hw_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) { in hal_vp9d_vdpu383_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_vdpu384a.c1246 rd_cfg.reg = &hw_regs->ctrl_regs.reg15; in hal_h265d_vdpu384a_start()
1247 rd_cfg.size = sizeof(hw_regs->ctrl_regs.reg15); in hal_h265d_vdpu384a_start()
1299 (!hw_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in hal_h265d_vdpu384a_wait()
1300 hw_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in hal_h265d_vdpu384a_wait()
1301 hw_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in hal_h265d_vdpu384a_wait()
1302 hw_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in hal_h265d_vdpu384a_wait()
1303 hw_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in hal_h265d_vdpu384a_wait()
1304 hw_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in hal_h265d_vdpu384a_wait()
1305 hw_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) { in hal_h265d_vdpu384a_wait()
H A Dhal_h265d_vdpu383.c1308 rd_cfg.reg = &hw_regs->ctrl_regs.reg15; in hal_h265d_vdpu383_start()
1309 rd_cfg.size = sizeof(hw_regs->ctrl_regs.reg15); in hal_h265d_vdpu383_start()
1361 (!hw_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in hal_h265d_vdpu383_wait()
1362 hw_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in hal_h265d_vdpu383_wait()
1363 hw_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in hal_h265d_vdpu383_wait()
1364 hw_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in hal_h265d_vdpu383_wait()
1365 hw_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in hal_h265d_vdpu383_wait()
1366 hw_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in hal_h265d_vdpu383_wait()
1367 hw_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) { in hal_h265d_vdpu383_wait()
/rockchip-linux_mpp/mpp/hal/rkdec/av1d/
H A Dhal_av1d_vdpu383.c2535 rd_cfg.reg = &regs->ctrl_regs.reg15; in vdpu383_av1d_start()
2536 rd_cfg.size = sizeof(regs->ctrl_regs.reg15); in vdpu383_av1d_start()
2621 (!p_regs->ctrl_regs.reg15.rkvdec_frame_rdy_sta) || in vdpu383_av1d_wait()
2622 p_regs->ctrl_regs.reg15.rkvdec_strm_error_sta || in vdpu383_av1d_wait()
2623 p_regs->ctrl_regs.reg15.rkvdec_core_timeout_sta || in vdpu383_av1d_wait()
2624 p_regs->ctrl_regs.reg15.rkvdec_ip_timeout_sta || in vdpu383_av1d_wait()
2625 p_regs->ctrl_regs.reg15.rkvdec_bus_error_sta || in vdpu383_av1d_wait()
2626 p_regs->ctrl_regs.reg15.rkvdec_buffer_empty_sta || in vdpu383_av1d_wait()
2627 p_regs->ctrl_regs.reg15.rkvdec_colmv_ref_error_sta) { in vdpu383_av1d_wait()
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu2.c372 reg->reg15.sw_rangemap_coef_y = 9; in jpegd_setup_pp()
373 reg->reg15.sw_rangemap_coef_c = 9; in jpegd_setup_pp()
406 reg->reg15.sw_ycbcr_range = video_range; in jpegd_setup_pp()
H A Dhal_jpegd_vdpu1_reg.h397 } reg15; member
H A Dhal_jpegd_vdpu1.c679 reg->reg15.sw_jpeg_slice_h = 0; in jpegd_gen_regs()
691 reg->reg15.sw_jpeg_height8_flag = 1; in jpegd_gen_regs()
H A Dhal_jpegd_vdpu2_reg.h97 } reg15; member
/rockchip-linux_mpp/mpp/hal/rkdec/inc/
H A Dvdpu383_com.h129 } reg15; member
H A Dvdpu384a_com.h150 } reg15; member