Home
last modified time | relevance | path

Searched refs:ACLK_PERI_PRE (Results 1 – 6 of 6) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3328.c99 RK3328_CLK_DUMP(ACLK_PERI_PRE, "aclk_peri", true),
664 case ACLK_PERI_PRE: in rk3328_peri_get_clk()
672 parent = rk3328_peri_get_clk(priv, ACLK_PERI_PRE); in rk3328_peri_get_clk()
677 parent = rk3328_peri_get_clk(priv, ACLK_PERI_PRE); in rk3328_peri_get_clk()
697 case ACLK_PERI_PRE: in rk3328_peri_set_clk()
709 ACLK_PERI_PRE), in rk3328_peri_set_clk()
718 ACLK_PERI_PRE), in rk3328_peri_set_clk()
817 case ACLK_PERI_PRE: in rk3328_clk_get_rate()
899 case ACLK_PERI_PRE: in rk3328_clk_set_rate()
1311 rk3328_peri_set_clk(priv, ACLK_PERI_PRE, ACLK_PERI_HZ); in rkclk_init()
H A Dclk_px30.c80 PX30_CLK_DUMP(ACLK_PERI_PRE, "aclk_peri", true),
979 case ACLK_PERI_PRE: in px30_peri_get_clk()
1010 case ACLK_PERI_PRE: in px30_peri_set_clk()
1365 case ACLK_PERI_PRE: in px30_clk_get_rate()
1450 case ACLK_PERI_PRE: in px30_clk_set_rate()
1799 aclk_peri_rate = px30_peri_get_clk(cru_priv, ACLK_PERI_PRE); in px30_gpll_set_pmuclk()
1817 px30_peri_set_clk(cru_priv, ACLK_PERI_PRE, aclk_peri_rate / div); in px30_gpll_set_pmuclk()
1835 px30_peri_set_clk(cru_priv, ACLK_PERI_PRE, aclk_peri_rate); in px30_gpll_set_pmuclk()
1930 px30_peri_set_clk(cru_priv, ACLK_PERI_PRE, ACLK_PERI_HZ); in px30_clk_init()
/rk3399_rockchip-uboot/include/dt-bindings/clock/
H A Dpx30-cru.h111 #define ACLK_PERI_PRE 176 macro
H A Drk3328-cru.h108 #define ACLK_PERI_PRE 137 macro
/rk3399_rockchip-uboot/arch/arm/dts/
H A Drk3328.dtsi384 <&cru ACLK_BUS_PRE>, <&cru ACLK_PERI_PRE>,
394 <&cru PCLK_BUS_PRE>, <&cru ACLK_PERI_PRE>,
H A Dpx30.dtsi718 <&cru ACLK_PERI_PRE>, <&cru HCLK_BUS_PRE>,