Home
last modified time | relevance | path

Searched refs:domains (Results 1 – 11 of 11) sorted by relevance

/rk3399_ARM-atf/docs/design/
H A Dpsci-pd-tree.rst9 populate a tree that describes the hierarchy of power domains in the
37 domains at higher levels. For example, only a core power domain can be identified
57 #. The first entry in the array specifies the number of power domains at the
60 the FVP has two cluster power domains at the highest level (1).
63 of power domains that are its direct children.
66 non-leaf power domains.
151 core power domains, for example, Juno and FVPs, the logic to convert an MPIDR to
158 used by the platform is not equal to the number of core power domains.
165 domain tree descriptor will not describe any core power domains which are
167 domains.
[all …]
H A Dtrusted-board-boot.rst188 domains, each with its own Root of Trust key. In that sense, this CoT has 2
H A Dfirmware-design.rst2239 tree information for state management of power domains. By default, this data
2253 * Number of CPU power domains which are siblings of the domain indexed
2254 * by 'cpu_start_idx' i.e. all the domains in the range 'cpu_start_idx
/rk3399_ARM-atf/docs/design_documents/
H A Dpsci_osi_mode.rst17 A power domain topology is a logical hierarchy of power domains in a system that
18 arises from the physical dependencies between power domains.
27 uses the shared cache, the core power domains must be powered down before the
411 power-domains = <&CPU_PD0>;
419 power-domains = <&CPU_PD1>;
452 power-domains = <&pd_core>;
458 power-domains = <&pd_core>;
486 power-domains = <&CPU_PD0>;
495 power-domains = <&CPU_PD1>;
504 power-domains = <&CPU_PD2>;
[all …]
/rk3399_ARM-atf/plat/imx/imx93/include/
H A Dpwr_ctrl.h70 static inline void gpc_assign_domains(unsigned int domains) in gpc_assign_domains() argument
72 mmio_write_32(GPC_GLOBAL_BASE + GPC_DOMAIN, domains); in gpc_assign_domains()
/rk3399_ARM-atf/docs/plat/
H A Dimx8ulp.rst15 The design enables clean separation between two processing domains, where each has
H A Dxilinx-zynqmp.rst130 The 4 leaf power domains represent the individual A53 cores, while resources
/rk3399_ARM-atf/docs/threat_model/firmware_threat_model/
H A Dthreat_model_firmware_handoff.rst75 or domains.
/rk3399_ARM-atf/fdts/
H A Dtc-base.dtsi480 power-domains = <&scmi_devpd GPU_SCMI_PD_IDX>;
/rk3399_ARM-atf/docs/
H A Dporting-guide.rst2890 *power domains* are arranged in a hierarchical tree structure and each
2903 power management operations on the power domains. For example, the target
3198 The ``target_state`` (first argument) is the prior state of the power domains
3199 immediately before the CPU was turned on. It indicates which power domains
3783 these functions should be able to handle being called with power domains off and
H A Dchange-log.md6694 …- keep pu domains in default state during boot stage ([9d3249d](https://review.trustedfirmware.org…
10448 - Non-secure access to clocks and reset domains now depends on their state
10722 feature for DP, enable power domains of rk3399 before reset, add support for