Searched refs:clk_set_parent (Results 1 – 3 of 3) sorted by relevance
| /rk3399_ARM-atf/drivers/nxp/clk/s32cc/ |
| H A D | s32cc_early_clks.c | 44 ret = clk_set_parent(S32CC_CLK_ARM_PLL_MUX, S32CC_CLK_FXOSC); in setup_arm_pll()
66 ret = clk_set_parent(S32CC_CLK_PERIPH_PLL_MUX, S32CC_CLK_FXOSC); in setup_periph_pll()
88 ret = clk_set_parent(S32CC_CLK_MC_CGM1_MUX0, S32CC_CLK_ARM_PLL_PHI0); in enable_a53_clk()
110 ret = clk_set_parent(S32CC_CLK_MC_CGM0_MUX0, S32CC_CLK_ARM_PLL_DFS1); in enable_xbar_clk()
137 ret = clk_set_parent(S32CC_CLK_MC_CGM0_MUX8, S32CC_CLK_PERIPH_PLL_PHI3); in enable_uart_clk()
154 ret = clk_set_parent(S32CC_CLK_DDR_PLL_MUX, S32CC_CLK_FXOSC); in setup_ddr_pll()
176 ret = clk_set_parent(S32CC_CLK_MC_CGM5_MUX0, S32CC_CLK_DDR_PLL_PHI0); in enable_ddr_clk()
193 ret = clk_set_parent(S32CC_CLK_MC_CGM0_MUX14, in enable_usdhc_clk()
224 err = clk_set_parent(S32CC_CLK_MC_CGM5_MUX0, S32CC_CLK_FIRC); in plat_deassert_ddr_reset()
|
| /rk3399_ARM-atf/include/drivers/ |
| H A D | clk.h | 31 int clk_set_parent(unsigned long id, unsigned long parent_id);
|
| /rk3399_ARM-atf/drivers/clk/ |
| H A D | clk.c | 65 int clk_set_parent(unsigned long id, unsigned long parent_id) in clk_set_parent() function
|