Home
last modified time | relevance | path

Searched refs:WITH_16BITS_WMSK (Results 1 – 10 of 10) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/px30/drivers/pmu/
H A Dpmu.c397 WITH_16BITS_WMSK(CORES_PM_DISABLE)); in cpus_power_domain_on()
400 WITH_16BITS_WMSK(CORES_PM_DISABLE)); in cpus_power_domain_on()
420 WITH_16BITS_WMSK(apm_value)); in cpus_power_domain_on()
439 WITH_16BITS_WMSK(CORES_PM_DISABLE)); in cpus_power_domain_off()
448 WITH_16BITS_WMSK(apm_value)); in cpus_power_domain_off()
488 WITH_16BITS_WMSK(CORES_PM_DISABLE)); in rockchip_soc_cores_pwr_dm_on_finish()
522 WITH_16BITS_WMSK(CORES_PM_DISABLE)); in rockchip_soc_cores_pwr_dm_resume()
552 WITH_16BITS_WMSK(~clk_ungt_msk[i])); in clk_gate_suspend()
559 WITH_16BITS_WMSK(~clk_pmu_ungt_msk[i])); in clk_gate_suspend()
569 WITH_16BITS_WMSK(ddr_data.cru_pmu_clk_gate[i])); in clk_gate_resume()
[all …]
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/pmu/
H A Dpmu.c379 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
383 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
387 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
391 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
395 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
399 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
594 WITH_16BITS_WMSK(ddr_data.ddrgrf_cha_con2)); in ddr_sleep_config_restore()
596 WITH_16BITS_WMSK(ddr_data.ddrgrf_chb_con2)); in ddr_sleep_config_restore()
750 mmio_write_32(PMU_BASE + PMU1_PWR_CON, WITH_16BITS_WMSK(pmu1_pwr_con)); in pmu_sleep_config()
753 mmio_write_32(PMU_BASE + PMU1_CRU_PWR_CON(0), WITH_16BITS_WMSK(pmu1cru_pwr_con)); in pmu_sleep_config()
[all …]
H A Dpm_pd_regs.c382 mmio_write_32(BIGCORE_CRU_BASE + 0x280, WITH_16BITS_WMSK(b_cru_mode)); in pd_bcore_restore()
423 mmio_write_32(BIGCORE_CRU_BASE + 0x280, WITH_16BITS_WMSK(b_cru_mode)); in pd_core_restore()
424 mmio_write_32(LITTLE_CRU_BASE + 0x280, WITH_16BITS_WMSK(l_cru_mode)); in pd_core_restore()
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/pmu/
H A Dpmu.c117 WITH_16BITS_WMSK(pmusram_data.dsusgrf_soc_con[i])); in dsu_restore_early()
235 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
238 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
242 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
246 WITH_16BITS_WMSK(clk_save[j])); in clk_gate_con_restore()
1108 WITH_16BITS_WMSK(pmu2_core_pwr_con)); in pmu_sleep_config()
1110 WITH_16BITS_WMSK(pmu2_core_pwr_con)); in pmu_sleep_config()
1112 WITH_16BITS_WMSK(pmu2_clst_idle_con)); in pmu_sleep_config()
1115 WITH_16BITS_WMSK(pmu2_dsu_pwr_con)); in pmu_sleep_config()
1138 WITH_16BITS_WMSK(pmu1_pwr_con)); in pmu_sleep_config()
[all …]
H A Dpm_pd_regs.c516 mmio_write_32(BIGCORE0CRU_BASE + 0x280, WITH_16BITS_WMSK(b0_cru_mode)); in pd_dsu_core_restore()
517 mmio_write_32(BIGCORE1CRU_BASE + 0x280, WITH_16BITS_WMSK(b1_cru_mode)); in pd_dsu_core_restore()
518 mmio_write_32(DSUCRU_BASE + 0x280, WITH_16BITS_WMSK(dsu_cru_mode)); in pd_dsu_core_restore()
521 WITH_16BITS_WMSK(bcore0_cru_sel_con2)); in pd_dsu_core_restore()
523 WITH_16BITS_WMSK(bcore1_cru_sel_con2)); in pd_dsu_core_restore()
546 mmio_write_32(PHP_CRU_BASE + 0x200, WITH_16BITS_WMSK(php_ppll_con0)); in pd_php_restore()
/rk3399_ARM-atf/plat/rockchip/px30/drivers/soc/
H A Dsoc.c65 WITH_16BITS_WMSK(clkgt_save[i])); in clk_gate_con_restore()
70 WITH_16BITS_WMSK(clkgt_save[j])); in clk_gate_con_restore()
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/soc/
H A Dsoc.c58 WITH_16BITS_WMSK(cru_sel55)); in clear_glb_reset_status()
/rk3399_ARM-atf/plat/rockchip/px30/
H A Dpx30_def.h16 #define WITH_16BITS_WMSK(bits) (0xffff0000 | (bits)) macro
/rk3399_ARM-atf/plat/rockchip/rk3588/
H A Drk3588_def.h12 #define WITH_16BITS_WMSK(bits) (0xffff0000 | (bits)) macro
/rk3399_ARM-atf/plat/rockchip/rk3576/
H A Drk3576_def.h12 #define WITH_16BITS_WMSK(bits) (0xffff0000 | (bits)) macro