Home
last modified time | relevance | path

Searched refs:DDRC_MRCTRL0 (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/imx/imx8m/ddr/
H A Dddr4_dvfs.c30 mmio_setbits_32(DDRC_MRCTRL0(0), BIT(31)); in ddr4_mr_write()
60 mmio_write_32(DDRC_MRCTRL0(0), mr_type | (mr_mirror << 12) | (rank << 4)); in ddr4_mr_write()
70 mmio_setbits_32(DDRC_MRCTRL0(0), BIT(31)); in ddr4_mr_write()
H A Dlpddr4_dvfs.c26 mmio_write_32(DDRC_MRCTRL0(0), (mr_rank << 4)); in lpddr4_mr_write()
28 mmio_setbits_32(DDRC_MRCTRL0(0), BIT(31)); in lpddr4_mr_write()
H A Ddram.c75 mmio_write_32(DDRC_MRCTRL0(0), (mr_rank << 4) | 0x1); in lpddr4_mr_read()
77 mmio_write_32(DDRC_MRCTRL0(0), (mr_rank << 4) | BIT(31) | 0x1); in lpddr4_mr_read()
/rk3399_ARM-atf/plat/imx/imx8m/include/
H A Dddrc.h18 #define DDRC_MRCTRL0(X) (DDRC_IPS_BASE_ADDR(X) + 0x10) macro