Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLL_NOCCLK (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/n5x/soc/
H A Dn5x_clock_manager.c74 clksrc = ((get_clk_freq(CLKMGR_MAINPLL_NOCCLK)) & CLKMGR_CLKSRC_MASK) >> in get_l4_clk()
113 clksrc = ((get_clk_freq(CLKMGR_MAINPLL_NOCCLK)) & CLKMGR_CLKSRC_MASK) >> in get_mpu_clk()
/rk3399_ARM-atf/plat/intel/soc/n5x/include/
H A Dn5x_clock_manager.h43 #define CLKMGR_MAINPLL_NOCCLK 0x40 macro
/rk3399_ARM-atf/plat/intel/soc/agilex/soc/
H A Dagilex_clock_manager.c152 mmio_write_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_NOCCLK, in config_clkmgr_handoff()
345 l3_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC1, in get_l3_clk()
396 mpu_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC0, in get_mpu_clk()
405 l4_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC1, in get_l4_clk()
/rk3399_ARM-atf/plat/intel/soc/agilex/include/
H A Dagilex_clock_manager.h24 #define CLKMGR_MAINPLL_NOCCLK 0x1c macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_clock_manager.h44 #define CLKMGR_MAINPLL_NOCCLK 0x1C macro