Home
last modified time | relevance | path

Searched refs:CLKMGR_ALTERA (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_clock_manager.c279 mmio_write_32(CLKMGR_ALTERA(EMACACTR), hoff_ptr->alt_emacactr); in config_clkmgr_handoff()
280 mmio_write_32(CLKMGR_ALTERA(EMACBCTR), hoff_ptr->alt_emacbctr); in config_clkmgr_handoff()
281 mmio_write_32(CLKMGR_ALTERA(EMACPTPCTR), hoff_ptr->alt_emacptpctr); in config_clkmgr_handoff()
282 mmio_write_32(CLKMGR_ALTERA(GPIODBCTR), hoff_ptr->alt_gpiodbctr); in config_clkmgr_handoff()
283 mmio_write_32(CLKMGR_ALTERA(S2FUSER0CTR), hoff_ptr->alt_s2fuser0ctr); in config_clkmgr_handoff()
284 mmio_write_32(CLKMGR_ALTERA(S2FUSER1CTR), hoff_ptr->alt_s2fuser1ctr); in config_clkmgr_handoff()
285 mmio_write_32(CLKMGR_ALTERA(PSIREFCTR), hoff_ptr->alt_psirefctr); in config_clkmgr_handoff()
286 mmio_write_32(CLKMGR_ALTERA(USB31CTR), hoff_ptr->alt_usb31ctr); in config_clkmgr_handoff()
287 mmio_write_32(CLKMGR_ALTERA(DSUCTR), hoff_ptr->alt_dsuctr); in config_clkmgr_handoff()
288 mmio_write_32(CLKMGR_ALTERA(CORE01CTR), hoff_ptr->alt_core01ctr); in config_clkmgr_handoff()
[all …]
/rk3399_ARM-atf/plat/intel/soc/agilex/soc/
H A Dagilex_clock_manager.c216 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_EMACACTR, in config_clkmgr_handoff()
218 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_EMACBCTR, in config_clkmgr_handoff()
220 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_EMACPTPCTR, in config_clkmgr_handoff()
222 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_GPIODBCTR, in config_clkmgr_handoff()
224 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_SDMMCCTR, in config_clkmgr_handoff()
226 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_S2FUSER0CTR, in config_clkmgr_handoff()
228 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_S2FUSER1CTR, in config_clkmgr_handoff()
230 mmio_write_32(CLKMGR_ALTERA + CLKMGR_ALTERA_PSIREFCTR, in config_clkmgr_handoff()
257 mmio_clrbits_32(CLKMGR_ALTERA + CLKMGR_ALTERA_EXTCNTRST, in config_clkmgr_handoff()
384 data32 = mmio_read_32(CLKMGR_ALTERA + CLKMGR_ALTERA_SDMMCCTR); in get_mmc_clk()
/rk3399_ARM-atf/plat/intel/soc/agilex/include/
H A Dagilex_clock_manager.h57 #define CLKMGR_ALTERA 0xffd100d0 macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_clock_manager.h112 #define CLKMGR_ALTERA(_reg) (CLKMGR_ALTERA_BASE + \ macro