Home
last modified time | relevance | path

Searched refs:RCC_PLL7CFGR1 (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/drivers/clk/
H A Dclk-stm32mp21.c405 GATE_CFG(GATE_PLL7, RCC_PLL7CFGR1, 8, 0),
406 GATE_CFG(GATE_PLL7_RDY, RCC_PLL7CFGR1, 24, 0),
412 GATE_CFG(GATE_PLL7_CKREFST, RCC_PLL7CFGR1, 28, 0),
1001 CLK_PLL_CFG(PLL7_ID, GATE_PLL7, MUX_MUXSEL3, RCC_PLL7CFGR1),
2663 static STM32_PLLS(ck_pll7, 0, RCC_PLL7CFGR1, GATE_PLL7, MUX_MUXSEL3);
H A Dclk-stm32mp25.c399 GATE_CFG(GATE_PLL7, RCC_PLL7CFGR1, 8, 0),
400 GATE_CFG(GATE_PLL7_RDY, RCC_PLL7CFGR1, 24, 0),
406 GATE_CFG(GATE_PLL7_CKREFST, RCC_PLL7CFGR1, 28, 0),
1020 CLK_PLL_CFG(PLL7_ID, GATE_PLL7, MUX_MUXSEL3, RCC_PLL7CFGR1),
2655 static STM32_PLLS(ck_pll7, 0, RCC_PLL7CFGR1, GATE_PLL7, MUX_MUXSEL3);
/optee_os/core/include/drivers/
H A Dstm32mp21_rcc.h634 #define RCC_PLL7CFGR1 U(0x13D8) macro
H A Dstm32mp25_rcc.h695 #define RCC_PLL7CFGR1 U(0x13D8) macro