Home
last modified time | relevance | path

Searched refs:tCCS_min (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/mtd/nand/raw/
H A Dnand_timings.c28 .tCCS_min = 500000,
73 .tCCS_min = 500000,
118 .tCCS_min = 500000,
163 .tCCS_min = 500000,
208 .tCCS_min = 500000,
253 .tCCS_min = 500000,
301 .tCCS_min = 500000,
343 .tCCS_min = 500000,
385 .tCCS_min = 500000,
427 .tCCS_min = 500000,
[all …]
H A Dnand_legacy.c372 ndelay(sdr->tCCS_min / 1000); in nand_ccs_delay()
H A Dmarvell_nand.c2398 nfc_tmg.tWHR = TO_CYCLES(max_t(int, sdr->tWHR_min, sdr->tCCS_min), in marvell_nfc_setup_interface()
2400 nfc_tmg.tRHW = TO_CYCLES(max_t(int, sdr->tRHW_min, sdr->tCCS_min), in marvell_nfc_setup_interface()
H A Ddenali.c824 we_2_re = DIV_ROUND_UP(max(timings->tCCS_min, timings->tWHR_min), t_x); in denali_setup_interface()
H A Dnand_base.c1211 PSEC_TO_NSEC(sdr->tCCS_min)), in nand_change_read_column_op()
1515 NAND_OP_ADDR(2, addrs, PSEC_TO_NSEC(sdr->tCCS_min)), in nand_change_write_column_op()
H A Dcadence-nand-controller.c2472 tccs_cnt = calc_cycl((sdr->tCCS_min + if_skew), clk_period); in cadence_nand_setup_interface()
/OK3568_Linux_fs/u-boot/drivers/mtd/nand/raw/
H A Dnand_timings.c20 .tCCS_min = 500000,
62 .tCCS_min = 500000,
104 .tCCS_min = 500000,
146 .tCCS_min = 500000,
188 .tCCS_min = 500000,
230 .tCCS_min = 500000,
318 timings->tCCS_min = 1000UL * le16_to_cpu(params->t_ccs); in onfi_init_data_interface()
H A Ddenali.c1008 we_2_re = DIV_ROUND_UP(max(timings->tCCS_min, timings->tWHR_min), t_x); in denali_setup_data_interface()
/OK3568_Linux_fs/kernel/include/linux/mtd/
H A Drawnand.h438 u32 tCCS_min; member
527 u32 tCCS_min; member
/OK3568_Linux_fs/u-boot/include/linux/mtd/
H A Drawnand.h683 u32 tCCS_min; member