Home
last modified time | relevance | path

Searched refs:ratio_2to1 (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c46 int ratio_2to1, u32 ecc,
50 int ratio_2to1, u32 ecc,
180 int ddr3_read_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_read_leveling_sw() argument
231 if (!ratio_2to1) { in ddr3_read_leveling_sw()
246 ratio_2to1, in ddr3_read_leveling_sw()
254 ratio_2to1, in ddr3_read_leveling_sw()
401 int ratio_2to1, u32 ecc, in ddr3_read_leveling_single_cs_rl_mode() argument
519 if ((!ratio_2to1) && ((phase == 0) || (phase == 4))) in ddr3_read_leveling_single_cs_rl_mode()
532 if ((!ratio_2to1 && phase == in ddr3_read_leveling_single_cs_rl_mode()
534 || (ratio_2to1 && phase == in ddr3_read_leveling_single_cs_rl_mode()
[all …]
H A Dddr3_dfs.c54 u32 ddr3_get_freq_parameter(u32 target_freq, int ratio_2to1);
87 u32 ddr3_get_freq_parameter(u32 target_freq, int ratio_2to1) in ddr3_get_freq_parameter() argument
97 if (ratio_2to1) in ddr3_get_freq_parameter()
769 int ddr3_dfs_low_2_high(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_dfs_low_2_high() argument
780 freq_par = ddr3_get_freq_parameter(freq, ratio_2to1); in ddr3_dfs_low_2_high()
938 if (ratio_2to1) { in ddr3_dfs_low_2_high()
951 if (ratio_2to1) { in ddr3_dfs_low_2_high()
1036 if (ratio_2to1) { in ddr3_dfs_low_2_high()
1207 freq_par = ddr3_get_freq_parameter(freq, ratio_2to1); in ddr3_dfs_low_2_high()
1258 if (ratio_2to1) { in ddr3_dfs_low_2_high()
[all …]
H A Dddr3_write_leveling.c47 static int ddr3_write_leveling_single_cs(u32 cs, u32 freq, int ratio_2to1,
658 int ddr3_write_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_write_leveling_sw() argument
769 ddr3_write_leveling_single_cs(cs, freq, ratio_2to1, in ddr3_write_leveling_sw()
882 int ddr3_write_leveling_sw_reg_dimm(u32 freq, int ratio_2to1, in ddr3_write_leveling_sw_reg_dimm() argument
1010 ddr3_write_leveling_single_cs(cs, freq, ratio_2to1, in ddr3_write_leveling_sw_reg_dimm()
1125 static int ddr3_write_leveling_single_cs(u32 cs, u32 freq, int ratio_2to1, in ddr3_write_leveling_single_cs() argument
1192 if (!ratio_2to1) { in ddr3_write_leveling_single_cs()
1214 if (!ratio_2to1) /* Different phase options for 2:1 or 1:1 modes */ in ddr3_write_leveling_single_cs()
1237 if (!ratio_2to1) { in ddr3_write_leveling_single_cs()
H A Dddr3_hw_training.h357 int ddr3_read_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
360 int ddr3_write_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
365 int ddr3_dfs_low_2_high(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
H A Dddr3_hw_training.c86 int ratio_2to1 = 0; in ddr3_hw_training() local
172 ratio_2to1 = 1; in ddr3_hw_training()
286 tmp_ratio = ratio_2to1; in ddr3_hw_training()