| /OK3568_Linux_fs/u-boot/arch/arm/mach-at91/arm926ejs/ |
| H A D | clock.c | 116 unsigned freq, mckr; in at91_clock_init() local
156 mckr = readl(&pmc->mckr); in at91_clock_init()
160 gd->arch.plla_rate_hz /= (1 << ((mckr & 1 << 12) >> 12)); in at91_clock_init()
162 gd->arch.mck_rate_hz = at91_css_to_rate(mckr & AT91_PMC_MCKR_CSS_MASK); in at91_clock_init()
167 freq /= (1 << ((mckr & AT91_PMC_MCKR_PRES_MASK) >> 4)); in at91_clock_init()
169 freq /= (1 << ((mckr & AT91_PMC_MCKR_PRES_MASK) >> 2)); /* prescale */ in at91_clock_init()
174 gd->arch.mck_rate_hz = (mckr & AT91_PMC_MCKR_MDIV_MASK) ? in at91_clock_init()
175 freq / ((mckr & AT91_PMC_MCKR_MDIV_MASK) >> 7) : freq; in at91_clock_init()
176 if (mckr & AT91_PMC_MCKR_MDIV_MASK) in at91_clock_init()
186 gd->arch.mck_rate_hz = (mckr & AT91_PMC_MCKR_MDIV_MASK) == in at91_clock_init()
[all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-at91/armv7/ |
| H A D | clock.c | 58 unsigned freq, mckr; in at91_clock_init() local
85 mckr = readl(&pmc->mckr); in at91_clock_init()
88 if (mckr & (1 << 12)) in at91_clock_init()
91 gd->arch.mck_rate_hz = at91_css_to_rate(mckr & AT91_PMC_MCKR_CSS_MASK); in at91_clock_init()
95 freq >>= mckr & AT91_PMC_MCKR_PRES_MASK; in at91_clock_init()
97 switch (mckr & AT91_PMC_MCKR_MDIV_MASK) { in at91_clock_init()
125 void at91_mck_init(u32 mckr) in at91_mck_init() argument
130 tmp = readl(&pmc->mckr); in at91_mck_init()
139 tmp |= mckr & (AT91_PMC_MCKR_CSS_MASK | in at91_mck_init()
144 tmp |= mckr & AT91_PMC_MCKR_H32MXDIV; in at91_mck_init()
[all …]
|
| /OK3568_Linux_fs/kernel/drivers/clk/at91/ |
| H A D | clk-h32mx.c | 32 unsigned int mckr; in clk_sama5d4_h32mx_recalc_rate() local
34 regmap_read(h32mxclk->regmap, AT91_PMC_MCKR, &mckr); in clk_sama5d4_h32mx_recalc_rate()
35 if (mckr & AT91_PMC_H32MXDIV) in clk_sama5d4_h32mx_recalc_rate()
64 u32 mckr = 0; in clk_sama5d4_h32mx_set_rate() local
70 mckr = AT91_PMC_H32MXDIV; in clk_sama5d4_h32mx_set_rate()
73 AT91_PMC_H32MXDIV, mckr); in clk_sama5d4_h32mx_set_rate()
|
| H A D | clk-master.c | 41 u32 mckr; member
85 unsigned int mckr; in clk_master_recalc_rate() local
87 regmap_read(master->regmap, master->layout->offset, &mckr); in clk_master_recalc_rate()
88 mckr &= layout->mask; in clk_master_recalc_rate()
90 pres = (mckr >> layout->pres_shift) & MASTER_PRES_MASK; in clk_master_recalc_rate()
91 div = (mckr >> MASTER_DIV_SHIFT) & MASTER_DIV_MASK; in clk_master_recalc_rate()
111 unsigned int mckr; in clk_master_get_parent() local
113 regmap_read(master->regmap, master->layout->offset, &mckr); in clk_master_get_parent()
115 return mckr & AT91_PMC_CSS; in clk_master_get_parent()
|
| H A D | clk-plldiv.c | 26 unsigned int mckr; in clk_plldiv_recalc_rate() local
28 regmap_read(plldiv->regmap, AT91_PMC_MCKR, &mckr); in clk_plldiv_recalc_rate()
30 if (mckr & AT91_PMC_PLLADIV2) in clk_plldiv_recalc_rate()
|
| H A D | pmc.c | 127 u32 mckr; member
184 regmap_read(pmcreg, AT91_PMC_MCKR, &pmc_cache.mckr); in pmc_suspend()
220 if (pmc_cache.mckr != tmp) in pmc_resume()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-at91/arm920t/ |
| H A D | clock.c | 108 unsigned freq, mckr; in at91_clock_init() local
148 mckr = readl(&pmc->mckr); in at91_clock_init()
149 gd->arch.mck_rate_hz = at91_css_to_rate(mckr & AT91_PMC_MCKR_CSS_MASK); in at91_clock_init()
152 freq /= (1 << ((mckr & AT91_PMC_MCKR_PRES_MASK) >> 2)); /* prescale */ in at91_clock_init()
155 (1 + ((mckr & AT91_PMC_MCKR_MDIV_MASK) >> 8)); in at91_clock_init()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-at91/ |
| H A D | spl_at91.c | 45 if ((readl(&pmc->mckr) & AT91_PMC_CSS) == AT91_PMC_CSS_SLOW) { in lowlevel_clock_init()
48 tmp = readl(&pmc->mckr); in lowlevel_clock_init()
51 writel(tmp, &pmc->mckr); in lowlevel_clock_init()
57 writel(tmp, &pmc->mckr); in lowlevel_clock_init()
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-at91/include/mach/ |
| H A D | at91_common.h | 27 void at91_mck_init(u32 mckr);
32 void at91_mck_init(u32 mckr);
|
| H A D | clk.h | 66 return readl(&pmc->mckr) & AT91_PMC_MCKR_H32MXDIV; in get_h32mxdiv()
|
| H A D | at91_pmc.h | 42 u32 mckr; /* 0x30 Master Clock Register */ member
|
| /OK3568_Linux_fs/kernel/drivers/power/reset/ |
| H A D | at91-sama5d2_shdwc.c | 78 u8 mckr; member
162 "r" (at91_shdwc->rcfg->pmc.mckr) in at91_poweroff()
263 .mckr = 0x30,
276 .mckr = 0x28,
|
| /OK3568_Linux_fs/kernel/arch/arm/mach-at91/ |
| H A D | pm.c | 755 unsigned long mckr; member
762 .mckr = 0x30,
768 .mckr = 0x30,
773 .mckr = 0x30,
777 .mckr = 0x30,
782 .mckr = 0x28,
867 soc_pm.data.pmc_mckr_offset = pmc->mckr; in at91_pm_init()
|
| /OK3568_Linux_fs/u-boot/board/esd/meesc/ |
| H A D | meesc.c | 236 writel((readl(&pmc->mckr) & ~AT91_PMC_MDIV) | in misc_init_r()
237 AT91SAM9_PMC_MDIV_4, &pmc->mckr); in misc_init_r()
|
| /OK3568_Linux_fs/u-boot/drivers/clk/at91/ |
| H A D | clk-h32mx.c | 26 if (readl(&pmc->mckr) & AT91_PMC_MCKR_H32MXDIV) in sama5d4_h32mx_clk_get_rate()
|