Home
last modified time | relevance | path

Searched refs:link_train (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/video/drm/
H A Danalogix_dp.c100 lane_count = dp->link_train.lane_count; in analogix_dp_link_start()
102 dp->link_train.lt_state = CLOCK_RECOVERY; in analogix_dp_link_start()
103 dp->link_train.eq_loop = 0; in analogix_dp_link_start()
106 dp->link_train.cr_loop[lane] = 0; in analogix_dp_link_start()
109 analogix_dp_set_link_bandwidth(dp, dp->link_train.link_rate); in analogix_dp_link_start()
110 analogix_dp_set_lane_count(dp, dp->link_train.lane_count); in analogix_dp_link_start()
113 buf[0] = dp->link_train.link_rate; in analogix_dp_link_start()
114 buf[1] = dp->link_train.lane_count; in analogix_dp_link_start()
129 dp->link_train.training_lane[lane] = in analogix_dp_link_start()
218 dp->link_train.lt_state = FAILED; in analogix_dp_reduce_link_rate()
[all …]
H A Danalogix_dp_reg.c920 return dp->plat_data.ssc && dp->link_train.ssc; in analogix_dp_ssc_supported()
931 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_link_bandwidth()
933 drm_dp_bw_code_to_link_rate(dp->link_train.link_rate) / 100; in analogix_dp_set_link_bandwidth()
971 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_lane_count()
997 for (lane = 0; lane < dp->link_train.lane_count; lane++) { in analogix_dp_set_lane_link_training()
998 u8 training_lane = dp->link_train.training_lane[lane]; in analogix_dp_set_lane_link_training()
1003 dp->link_train.training_lane[lane]); in analogix_dp_set_lane_link_training()
1013 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_lane_link_training()
1015 drm_dp_bw_code_to_link_rate(dp->link_train.link_rate) / 100; in analogix_dp_set_lane_link_training()
H A Danalogix_dp.h594 struct link_train { struct
636 struct link_train link_train; member
/OK3568_Linux_fs/kernel/drivers/gpu/drm/bridge/analogix/
H A Danalogix_dp_core.c290 dp->link_train.enhanced_framing = data; in analogix_dp_set_enhanced_mode()
329 lane_count = dp->link_train.lane_count; in analogix_dp_link_start()
331 dp->link_train.lt_state = CLOCK_RECOVERY; in analogix_dp_link_start()
332 dp->link_train.eq_loop = 0; in analogix_dp_link_start()
335 dp->link_train.cr_loop[lane] = 0; in analogix_dp_link_start()
338 analogix_dp_set_link_bandwidth(dp, dp->link_train.link_rate); in analogix_dp_link_start()
339 analogix_dp_set_lane_count(dp, dp->link_train.lane_count); in analogix_dp_link_start()
342 buf[0] = dp->link_train.link_rate; in analogix_dp_link_start()
343 buf[1] = dp->link_train.lane_count; in analogix_dp_link_start()
366 dp->link_train.training_lane[lane] = in analogix_dp_link_start()
[all …]
H A Danalogix_dp_core.h148 struct link_train { struct
182 struct link_train link_train; member
H A Danalogix_dp_reg.c559 return dp->plat_data->ssc && dp->link_train.ssc; in analogix_dp_ssc_supported()
572 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_link_bandwidth()
574 drm_dp_bw_code_to_link_rate(dp->link_train.link_rate) / 100; in analogix_dp_set_link_bandwidth()
620 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_lane_count()
646 for (lane = 0; lane < dp->link_train.lane_count; lane++) in analogix_dp_set_lane_link_training()
649 dp->link_train.training_lane[lane]); in analogix_dp_set_lane_link_training()
654 for (lane = 0; lane < dp->link_train.lane_count; lane++) { in analogix_dp_set_lane_link_training()
655 u8 training_lane = dp->link_train.training_lane[lane]; in analogix_dp_set_lane_link_training()
666 phy_cfg.dp.lanes = dp->link_train.lane_count; in analogix_dp_set_lane_link_training()
668 drm_dp_bw_code_to_link_rate(dp->link_train.link_rate) / 100; in analogix_dp_set_lane_link_training()
/OK3568_Linux_fs/u-boot/drivers/video/rockchip/
H A Drk_edp.c43 struct link_train link_train; member
300 if (edp->link_train.revision < 0x11) in rk_edp_link_power_up()
328 values[0] = edp->link_train.link_rate; in rk_edp_link_configure()
329 values[1] = edp->link_train.lane_count; in rk_edp_link_configure()
340 for (i = 0; i < edp->link_train.lane_count; i++) in rk_edp_set_link_training()
487 edp->link_train.lane_count); in rk_edp_link_train_cr()
500 edp->link_train.lane_count); in rk_edp_link_train_cr()
504 for (i = 0; i < edp->link_train.lane_count; i++) { in rk_edp_link_train_cr()
509 if (i == edp->link_train.lane_count) { in rk_edp_link_train_cr()
527 edp_get_adjust_train(status, edp->link_train.lane_count, in rk_edp_link_train_cr()
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dedp_rk3288.h630 struct link_train { struct