Home
last modified time | relevance | path

Searched refs:fld (Results 1 – 25 of 75) sorted by relevance

123

/OK3568_Linux_fs/kernel/arch/riscv/kernel/
H A Dfpu.S71 fld f0, TASK_THREAD_F0_F0(a0)
72 fld f1, TASK_THREAD_F1_F0(a0)
73 fld f2, TASK_THREAD_F2_F0(a0)
74 fld f3, TASK_THREAD_F3_F0(a0)
75 fld f4, TASK_THREAD_F4_F0(a0)
76 fld f5, TASK_THREAD_F5_F0(a0)
77 fld f6, TASK_THREAD_F6_F0(a0)
78 fld f7, TASK_THREAD_F7_F0(a0)
79 fld f8, TASK_THREAD_F8_F0(a0)
80 fld f9, TASK_THREAD_F9_F0(a0)
[all …]
/OK3568_Linux_fs/kernel/include/linux/mlx5/
H A Ddevice.h50 #define __mlx5_bit_sz(typ, fld) sizeof(__mlx5_nullp(typ)->fld) argument
51 #define __mlx5_bit_off(typ, fld) (offsetof(struct mlx5_ifc_##typ##_bits, fld)) argument
52 #define __mlx5_16_off(typ, fld) (__mlx5_bit_off(typ, fld) / 16) argument
53 #define __mlx5_dw_off(typ, fld) (__mlx5_bit_off(typ, fld) / 32) argument
54 #define __mlx5_64_off(typ, fld) (__mlx5_bit_off(typ, fld) / 64) argument
55 #define __mlx5_16_bit_off(typ, fld) (16 - __mlx5_bit_sz(typ, fld) - (__mlx5_bit_off(typ, fld) & 0xf… argument
56 #define __mlx5_dw_bit_off(typ, fld) (32 - __mlx5_bit_sz(typ, fld) - (__mlx5_bit_off(typ, fld) & 0x1… argument
57 #define __mlx5_mask(typ, fld) ((u32)((1ull << __mlx5_bit_sz(typ, fld)) - 1)) argument
58 #define __mlx5_dw_mask(typ, fld) (__mlx5_mask(typ, fld) << __mlx5_dw_bit_off(typ, fld)) argument
59 #define __mlx5_mask16(typ, fld) ((u16)((1ull << __mlx5_bit_sz(typ, fld)) - 1)) argument
[all …]
/OK3568_Linux_fs/kernel/net/decnet/
H A Ddn_route.c328 if (compare_keys(&rth->fld, &rt->fld)) { in dn_insert_route()
951 struct flowidn fld = { in dn_route_output_slow() local
1022 if (!fld.daddr) { in dn_route_output_slow()
1023 fld.daddr = fld.saddr; in dn_route_output_slow()
1033 if (!fld.daddr) { in dn_route_output_slow()
1034 fld.daddr = in dn_route_output_slow()
1035 fld.saddr = dnet_select_source(dev_out, 0, in dn_route_output_slow()
1037 if (!fld.daddr) in dn_route_output_slow()
1040 fld.flowidn_oif = LOOPBACK_IFINDEX; in dn_route_output_slow()
1049 le16_to_cpu(fld.daddr), le16_to_cpu(fld.saddr), in dn_route_output_slow()
[all …]
H A Ddn_rules.c71 struct flowidn *fld = &flp->u.dn; in dn_fib_rule_action() local
97 err = tbl->lookup(tbl, fld, (struct dn_fib_res *)arg->result); in dn_fib_rule_action()
111 struct flowidn *fld = &fl->u.dn; in dn_fib_rule_match() local
112 __le16 daddr = fld->daddr; in dn_fib_rule_match()
113 __le16 saddr = fld->saddr; in dn_fib_rule_match()
186 struct flowidn fld = { .daddr = addr }; in dnet_addr_type() local
194 if (!tb->lookup(tb, &fld, &res)) { in dnet_addr_type()
H A Ddn_fib.c200 struct flowidn fld; in dn_fib_check_nh() local
220 memset(&fld, 0, sizeof(fld)); in dn_fib_check_nh()
221 fld.daddr = nh->nh_gw; in dn_fib_check_nh()
222 fld.flowidn_oif = nh->nh_oif; in dn_fib_check_nh()
223 fld.flowidn_scope = r->rtm_scope + 1; in dn_fib_check_nh()
225 if (fld.flowidn_scope < RT_SCOPE_LINK) in dn_fib_check_nh()
226 fld.flowidn_scope = RT_SCOPE_LINK; in dn_fib_check_nh()
228 if ((err = dn_fib_lookup(&fld, &res)) != 0) in dn_fib_check_nh()
416 int dn_fib_semantic_match(int type, struct dn_fib_info *fi, const struct flowidn *fld, struct dn_fi… in dn_fib_semantic_match() argument
436 if (!fld->flowidn_oif || in dn_fib_semantic_match()
[all …]
H A Ddn_nsp_out.c71 struct flowidn fld; in dn_nsp_send() local
84 memset(&fld, 0, sizeof(fld)); in dn_nsp_send()
85 fld.flowidn_oif = sk->sk_bound_dev_if; in dn_nsp_send()
86 fld.saddr = dn_saddr2dn(&scp->addr); in dn_nsp_send()
87 fld.daddr = dn_saddr2dn(&scp->peer); in dn_nsp_send()
88 dn_sk_ports_copy(&fld, scp); in dn_nsp_send()
89 fld.flowidn_proto = DNPROTO_NSP; in dn_nsp_send()
90 if (dn_route_output_sock(&sk->sk_dst_cache, &fld, sk, 0) == 0) { in dn_nsp_send()
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/
H A Den_stats.h45 #define MLX5E_DECLARE_STAT(type, fld) #fld, offsetof(type, fld) argument
46 #define MLX5E_DECLARE_RX_STAT(type, fld) "rx%d_"#fld, offsetof(type, fld) argument
47 #define MLX5E_DECLARE_TX_STAT(type, fld) "tx%d_"#fld, offsetof(type, fld) argument
48 #define MLX5E_DECLARE_XDPSQ_STAT(type, fld) "tx%d_xdp_"#fld, offsetof(type, fld) argument
49 #define MLX5E_DECLARE_RQ_XDPSQ_STAT(type, fld) "rx%d_xdp_tx_"#fld, offsetof(type, fld) argument
50 #define MLX5E_DECLARE_XSKRQ_STAT(type, fld) "rx%d_xsk_"#fld, offsetof(type, fld) argument
51 #define MLX5E_DECLARE_XSKSQ_STAT(type, fld) "tx%d_xsk_"#fld, offsetof(type, fld) argument
52 #define MLX5E_DECLARE_CH_STAT(type, fld) "ch%d_"#fld, offsetof(type, fld) argument
/OK3568_Linux_fs/kernel/drivers/net/ethernet/mellanox/mlx5/core/diag/
H A Dfs_tracepoint.c39 #define MASK_VAL(type, spec, name, mask, val, fld) \ argument
41 {.m = MLX5_GET(spec, mask, fld),\
42 .v = MLX5_GET(spec, val, fld)}
43 #define MASK_VAL_BE(type, spec, name, mask, val, fld) \ argument
45 {.m = MLX5_GET_BE(type, spec, mask, fld),\
46 .v = MLX5_GET_BE(type, spec, val, fld)}
49 #define GET_MASK_VAL(name, type, mask, val, fld) \ argument
50 (name.m = MLX5_GET(type, mask, fld), \
51 name.v = MLX5_GET(type, val, fld), \
66 #define MASK_VAL_L2(type, name, fld) \ in print_lyr_2_4_hdrs() argument
[all …]
/OK3568_Linux_fs/kernel/scripts/coccinelle/misc/
H A Ddoubleinit.cocci18 identifier I, s, fld;
23 struct I s =@p0 { ..., .fld@p = E, ...};
26 identifier I, s, r.fld;
31 struct I s =@p0 { ..., .fld@p = E, ...};
35 fld << r.fld;
41 cocci.print_main(fld,p0)
47 fld << r.fld;
53 msg = "%s: first occurrence line %s, second occurrence line %s" % (fld,ps[0].line,pr[0].line)
/OK3568_Linux_fs/u-boot/drivers/i2c/
H A Dihs_i2c.c18 #define I2C_SET_REG(fld, val) \ argument
21 FPGA_SET_REG(I2C_ADAP_HWNR & 0xf, i2c1.fld, val); \
23 FPGA_SET_REG(I2C_ADAP_HWNR, i2c0.fld, val); \
26 #define I2C_SET_REG(fld, val) \ argument
27 FPGA_SET_REG(I2C_ADAP_HWNR, i2c0.fld, val)
31 #define I2C_GET_REG(fld, val) \ argument
34 FPGA_GET_REG(I2C_ADAP_HWNR & 0xf, i2c1.fld, val); \
36 FPGA_GET_REG(I2C_ADAP_HWNR, i2c0.fld, val); \
39 #define I2C_GET_REG(fld, val) \ argument
40 FPGA_GET_REG(I2C_ADAP_HWNR, i2c0.fld, val)
/OK3568_Linux_fs/u-boot/tools/
H A Dublimage.c74 char *name, int lineno, int fld, int dcd_len) in parse_cfg_cmd() argument
110 char *token, char *name, int lineno, int fld, int *dcd_len) in parse_cfg_fld() argument
113 switch (fld) { in parse_cfg_fld()
124 parse_cfg_cmd(ublhdr, *cmd, token, name, lineno, fld, *dcd_len); in parse_cfg_fld()
138 int fld; in parse_cfg_file() local
168 for (fld = CFG_COMMAND, cmd = CMD_INVALID, in parse_cfg_file()
169 line = token; ; line = NULL, fld++) { in parse_cfg_file()
179 lineno, fld, &dcd_len); in parse_cfg_file()
H A Dimximage.c145 int fld, uint32_t value, uint32_t off) in set_dcd_val_v1() argument
149 switch (fld) { in set_dcd_val_v1()
239 int fld, uint32_t value, uint32_t off) in set_dcd_val_v2() argument
247 switch (fld) { in set_dcd_val_v2()
596 char *name, int lineno, int fld, int dcd_len) in parse_cfg_cmd() argument
655 (*set_dcd_val)(imxhdr, name, lineno, fld, value, dcd_len); in parse_cfg_cmd()
678 char *token, char *name, int lineno, int fld, int *dcd_len) in parse_cfg_fld() argument
682 switch (fld) { in parse_cfg_fld()
693 parse_cfg_cmd(imxhdr, *cmd, token, name, lineno, fld, *dcd_len); in parse_cfg_fld()
707 (*set_dcd_val)(imxhdr, name, lineno, fld, value, in parse_cfg_fld()
[all …]
/OK3568_Linux_fs/kernel/scripts/gcc-plugins/
H A Dlatent_entropy_plugin.c171 tree fld, lst = TYPE_FIELDS(type); in handle_latent_entropy_attribute() local
174 for (fld = lst; fld; nelt++, fld = TREE_CHAIN(fld)) { in handle_latent_entropy_attribute()
177 fieldtype = TREE_TYPE(fld); in handle_latent_entropy_attribute()
183 *node, name, fld); in handle_latent_entropy_attribute()
187 if (fld) in handle_latent_entropy_attribute()
196 for (fld = lst; fld; fld = TREE_CHAIN(fld)) { in handle_latent_entropy_attribute()
197 tree random_const, fld_t = TREE_TYPE(fld); in handle_latent_entropy_attribute()
200 CONSTRUCTOR_APPEND_ELT(vals, fld, random_const); in handle_latent_entropy_attribute()
/OK3568_Linux_fs/yocto/poky/meta/recipes-devtools/qemu/qemu/
H A D0020-target-ppc-move-xs-n-madd-am-ds-p-xs-n-msub-am-ds-p-.patch36 #define VSX_MADD(op, nels, tp, fld, maddflgs, sfprf, r2sp) \
47 - t.fld = tp##_muladd(xa->fld, b->fld, c->fld, \
48 + t.fld = tp##_muladd(s1->fld, s3->fld, s2->fld, \
50 t.fld |= (get_float_exception_flags(&tstat) & \
53 - t.fld = tp##_muladd(xa->fld, b->fld, c->fld, \
54 + t.fld = tp##_muladd(s1->fld, s3->fld, s2->fld, \
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/aarch64-none-linux-gnu/libc/usr/include/sys/
H A Ducontext.h30 # define __ctx(fld) fld argument
32 # define __ctx(fld) __ ## fld argument
/OK3568_Linux_fs/kernel/drivers/clk/baikal-t1/
H A Dccu-pll.c385 struct ccu_pll_dbgfs_fld *fld = priv; in ccu_pll_dbgfs_fld_set() local
386 struct ccu_pll *pll = fld->pll; in ccu_pll_dbgfs_fld_set()
390 val = clamp_t(u64, val, fld->min, fld->max); in ccu_pll_dbgfs_fld_set()
391 data = ((val - 1) << fld->lsb) & fld->mask; in ccu_pll_dbgfs_fld_set()
394 regmap_update_bits(pll->sys_regs, pll->reg_ctl + fld->reg, fld->mask, in ccu_pll_dbgfs_fld_set()
427 struct ccu_pll_dbgfs_fld *fld = priv; in ccu_pll_dbgfs_fld_get() local
428 struct ccu_pll *pll = fld->pll; in ccu_pll_dbgfs_fld_get()
431 regmap_read(pll->sys_regs, pll->reg_ctl + fld->reg, &data); in ccu_pll_dbgfs_fld_get()
432 *val = ((data & fld->mask) >> fld->lsb) + 1; in ccu_pll_dbgfs_fld_get()
/OK3568_Linux_fs/u-boot/board/gdsys/common/
H A Dosd.c39 #define OSD_SET_REG(screen, fld, val) \ argument
42 FPGA_SET_REG(screen - OSD_DH_BASE, osd1.fld, val); \
44 FPGA_SET_REG(screen, osd0.fld, val); \
47 #define OSD_SET_REG(screen, fld, val) \ argument
48 FPGA_SET_REG(screen, osd0.fld, val)
52 #define OSD_GET_REG(screen, fld, val) \ argument
55 FPGA_GET_REG(screen - OSD_DH_BASE, osd1.fld, val); \
57 FPGA_GET_REG(screen, osd0.fld, val); \
60 #define OSD_GET_REG(screen, fld, val) \ argument
61 FPGA_GET_REG(screen, osd0.fld, val)
/OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/arm-none-linux-gnueabihf/libc/usr/include/sys/
H A Ducontext.h30 # define __ctx(fld) fld argument
32 # define __ctx(fld) __ ## fld argument
/OK3568_Linux_fs/kernel/drivers/net/ethernet/intel/ice/
H A Dice_flow.c362 u8 seg, enum ice_flow_field fld) in ice_flow_xtract_fld() argument
372 switch (fld) { in ice_flow_xtract_fld()
405 flds[fld].xtrct.prot_id = prot_id; in ice_flow_xtract_fld()
406 flds[fld].xtrct.off = (ice_flds_info[fld].off / ese_bits) * in ice_flow_xtract_fld()
408 flds[fld].xtrct.disp = (u8)(ice_flds_info[fld].off % ese_bits); in ice_flow_xtract_fld()
409 flds[fld].xtrct.idx = params->es_cnt; in ice_flow_xtract_fld()
414 cnt = DIV_ROUND_UP(flds[fld].xtrct.disp + ice_flds_info[fld].size, in ice_flow_xtract_fld()
418 off = flds[fld].xtrct.off; in ice_flow_xtract_fld()
1072 ice_flow_set_fld_ext(struct ice_flow_seg_info *seg, enum ice_flow_field fld, in ice_flow_set_fld_ext() argument
1076 u64 bit = BIT_ULL(fld); in ice_flow_set_fld_ext()
[all …]
/OK3568_Linux_fs/kernel/drivers/power/supply/
H A Dmp2629_charger.c172 enum mp2629_field fld, in mp2629_get_prop() argument
178 ret = regmap_field_read(charger->regmap_fields[fld], &rval); in mp2629_get_prop()
182 val->intval = rval * props[fld].step + props[fld].min; in mp2629_get_prop()
188 enum mp2629_field fld, in mp2629_set_prop() argument
193 if (val->intval < props[fld].min || val->intval > props[fld].max) in mp2629_set_prop()
196 rval = (val->intval - props[fld].min) / props[fld].step; in mp2629_set_prop()
197 return regmap_field_write(charger->regmap_fields[fld], rval); in mp2629_set_prop()
/OK3568_Linux_fs/kernel/drivers/iommu/arm/arm-smmu-v3/
H A Darm-smmu-v3-sva.c160 unsigned long reg, fld; in arm_smmu_sva_supported() local
180 fld = cpuid_feature_extract_unsigned_field(reg, ID_AA64MMFR0_PARANGE_SHIFT); in arm_smmu_sva_supported()
181 oas = id_aa64mmfr0_parange_to_phys_shift(fld); in arm_smmu_sva_supported()
186 fld = cpuid_feature_extract_unsigned_field(reg, ID_AA64MMFR0_ASID_SHIFT); in arm_smmu_sva_supported()
187 asid_bits = fld ? 16 : 8; in arm_smmu_sva_supported()
/OK3568_Linux_fs/u-boot/include/
H A Dgdsys_fpga.h26 #define FPGA_SET_REG(ix, fld, val) \ argument
28 &fpga_ptr[ix]->fld, \
29 offsetof(struct ihs_fpga, fld), \
32 #define FPGA_GET_REG(ix, fld, val) \ argument
34 &fpga_ptr[ix]->fld, \
35 offsetof(struct ihs_fpga, fld), \
/OK3568_Linux_fs/kernel/drivers/perf/
H A Darm_spe_pmu.c945 int fld; in __arm_spe_pmu_dev_probe() local
950 fld = cpuid_feature_extract_unsigned_field(read_cpuid(ID_AA64DFR0_EL1), in __arm_spe_pmu_dev_probe()
952 if (!fld) { in __arm_spe_pmu_dev_probe()
955 fld, smp_processor_id()); in __arm_spe_pmu_dev_probe()
968 fld = reg >> SYS_PMBIDR_EL1_ALIGN_SHIFT & SYS_PMBIDR_EL1_ALIGN_MASK; in __arm_spe_pmu_dev_probe()
969 spe_pmu->align = 1 << fld; in __arm_spe_pmu_dev_probe()
972 fld, smp_processor_id()); in __arm_spe_pmu_dev_probe()
997 fld = reg >> SYS_PMSIDR_EL1_INTERVAL_SHIFT & SYS_PMSIDR_EL1_INTERVAL_MASK; in __arm_spe_pmu_dev_probe()
998 switch (fld) { in __arm_spe_pmu_dev_probe()
1022 fld); in __arm_spe_pmu_dev_probe()
[all …]
/OK3568_Linux_fs/kernel/include/net/
H A Ddn_fib.h88 int (*lookup)(struct dn_fib_table *t, const struct flowidn *fld,
108 const struct flowidn *fld, struct dn_fib_res *res);
111 void dn_fib_select_multipath(const struct flowidn *fld, struct dn_fib_res *res);
127 int dn_fib_lookup(struct flowidn *fld, struct dn_fib_res *res);
H A Ddn_route.h68 struct flowidn fld; member
83 return rt->fld.flowidn_iif != 0; in dn_is_input_route()
88 return rt->fld.flowidn_iif == 0; in dn_is_output_route()

123